

## X11DPX-T

**USER'S MANUAL** 

Revision 1.0

The information in this user's manual has been carefully reviewed and is believed to be accurate. The vendor assumes no responsibility for any inaccuracies that may be contained in this document, and makes no commitment to update or to keep current the information in this manual, or to notify any person or organization of the updates. **Please Note:** For the most up-to-date version of this manual, please see our website at www.supermicro.com.

Super Micro Computer, Inc. ("Supermicro") reserves the right to make changes to the product described in this manual at any time and without notice. This product, including software and documentation, is the property of Supermicro and/ or its licensors, and is supplied only under a license. Any use or reproduction of this product is not allowed, except as expressly permitted by the terms of said license.

IN NO EVENT WILL Super Micro Computer, Inc. BE LIABLE FOR DIRECT, INDIRECT, SPECIAL, INCIDENTAL, SPECULATIVE OR CONSEQUENTIAL DAMAGES ARISING FROM THE USE OR INABILITY TO USE THIS PRODUCT OR DOCUMENTATION, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. IN PARTICULAR, SUPER MICRO COMPUTER, INC. SHALL NOT HAVE LIABILITY FOR ANY HARDWARE, SOFTWARE, OR DATA STORED OR USED WITH THE PRODUCT, INCLUDING THE COSTS OF REPAIRING, REPLACING, INTEGRATING, INSTALLING OR RECOVERING SUCH HARDWARE, SOFTWARE, OR DATA.

Any disputes arising between manufacturer and customer shall be governed by the laws of Santa Clara County in the State of California, USA. The State of California, County of Santa Clara shall be the exclusive venue for the resolution of any such disputes. Supermicro's total liability for all claims will not exceed the price paid for the hardware product.

FCC Statement: This equipment has been tested and found to comply with the limits for a Class A digital device pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the manufacturer's instruction manual, may cause harmful interference with radio communications. Operation of this equipment in a residential area is likely to cause harmful interference, in which case you will be required to correct the interference at your own expense.

<u>California Best Management Practices Regulations for Perchlorate Materials</u>: This Perchlorate warning applies only to products containing CR (Manganese Dioxide) Lithium coin cells. "Perchlorate Material-special handling may apply. See www.dtsc.ca.gov/hazardouswaste/perchlorate".

<u>WARNING</u>: Handling of lead solder materials used in this product may expose you to lead, a chemical known to the State of California to cause birth defects and other reproductive harm.

The products sold by Supermicro are not intended for and will not be used in life support systems, medical equipment, nuclear facilities or systems, aircraft, aircraft devices, aircraft/emergency communication devices or other critical systems whose failure to perform be reasonably expected to result in significant injury or loss of life or catastrophic property damage. Accordingly, Supermicro disclaims any and all liability, and should buyer use or sell such products for use in such ultra-hazardous applications, it does so entirely at its own risk. Furthermore, buyer agrees to fully indemnify, defend and hold Supermicro harmless for and against any and all claims, demands, actions, litigation, and proceedings of any kind arising out of or related to such ultra-hazardous use or sale.

Manual Revision 1.0

Release Date: December 19, 2017

Unless you request and receive written permission from Super Micro Computer, Inc., you may not copy any part of this document. Information in this document is subject to change without notice. Other products and companies referred to herein are trademarks or registered trademarks of their respective companies or mark holders.

Copyright © 2017 by Super Micro Computer, Inc. All rights reserved.

Printed in the United States of America

### **Preface**

#### **About This Manual**

This manual is written for system integrators, IT technicians, and knowledgeable end users. It provides information for the installation and use of the X11DPX-T motherboard.

#### **About This Motherboard**

The Super X11DPX-T motherboard supports dual Intel® Xeon® 81xx/61xx/51xx/41xx/31xx series processors (Socket P). With the Intel® C621 chipset built-in, this motherboard supports 3DS LRDIMM/RDIMM/LRDIMM/NV-DIMM DDR4 ECC memory of up to 2666 MT/s in 16 slots. The X11DPX-T provides maximum performance, system cooling, and PCI-E capacity. Also, this motherboard is optimized for high-performance computing head-node, I/O intensive storage, security monitoring/DVR, and industry applications. Please note that this motherboard is intended to be installed and serviced by professional technicians only. For processor/memory updates, please refer to our website at http://www.supermicro.com/products/.

## **Manual organization**

**Chapter 1** describes the features, specifications and performance of the motherboard, and provides detailed information on the Intel® C621 chipset.

**Chapter 2** provides hardware installation instructions. Read this chapter when installing the processor, memory modules, and other hardware components into the system.

If you encounter any problems, see **Chapter 3**, which describes troubleshooting procedures for video, memory, and system setup stored in the CMOS.

**Chapter 4** includes an introduction to the BIOS, and provides detailed information on running the CMOS Setup utility.

Appendix A provides BIOS Error Beep Codes.

**Appendix B** lists software program installation instructions.

**Appendix C** lists standardized warning statements in various languages.

**Appendix D** contains UEFI BIOS Recovery instructions.

## **Contacting Supermicro**

#### Headquarters

Address: Super Micro Computer, Inc.

980 Rock Ave.

San Jose, CA 95131 U.S.A.

Tel: +1 (408) 503-8000 Fax: +1 (408) 503-8008

Email: marketing@supermicro.com (General Information)

support@supermicro.com (Technical Support)

Website: www.supermicro.com

**Europe** 

Address: Super Micro Computer B.V.

Het Sterrenbeeld 28, 5215 ML

's-Hertogenbosch, The Netherlands

Tel: +31 (0) 73-6400390 Fax: +31 (0) 73-6416525

Email: sales@supermicro.nl (General Information)

support@supermicro.nl (Technical Support)

rma@supermicro.nl (Customer Support)

Website: www.supermicro.nl

**Asia-Pacific** 

Address: Super Micro Computer, Inc.

3F, No. 150, Jian 1st Rd.

Zhonghe Dist., New Taipei City 235

Taiwan (R.O.C)

Tel: +886-(2) 8226-3990 Fax: +886-(2) 8226-3992

Email: support@supermicro.com.tw

Website: www.supermicro.com.tw

## **Table of Contents**

## Chapter 1 Introduction 1.1 Processor and Chipset Overview......18 System Resource Alert......19 Intel® Intelligent Power Node Manager (IPNM)......20 Management Engine (ME) ......21 Chapter 2 Installation Precautions 22 Installing the Motherboard......24 Overview of the Processor Heatsink Module (PHM)......27

Processor Package Assembly......28

Attaching the Non-F Model Processor to the Narrow Processor Clip to Create the

	Attaching the F Model Processor to the Narrow Processor Clip to Create the Process Package Assembly	
	Attaching the Non-F Model Processor Package Assembly to the Heatsink to Form the Processor Heatsink Module (PHM)	
	Attaching the F Model Processor Package Assembly to the Heatsink to Form the Processor Heatsink Module (PHM)	31
	Preparing the CPU Socket for Installation	32
	Removing the Dust Cover from the CPU Socket	32
	Installing the Processor Heatsink Module (PHM)	33
	Installing an HFI Carrier Card for Host Fabric Interface (HFI) Support as Needed (Available when the F Model CPU is Used)	34
	Removing the Processor Heatsink Module (PHM) from the Motherboard	35
2.4	Memory Support and Installation	36
	Memory Support	36
	DIMM Module Population Configuration	36
	DIMM Population Requirements for the 81xx/61xx/51xx/41xx/31xx Series Processors	37
	DIMM Installation	40
	DIMM Removal	40
2.5	Rear I/O Ports	41
2.6	Front Control Panel	45
2.7	Connectors	49
	Power Connections	49
	Headers	50
2.8	Jumper Settings	61
	How Jumpers Work	61
2.9	LED Indicators	65
Cha	apter 3 Troubleshooting	
3.1	Troubleshooting Procedures	67
	Before Power On	67
	No Power	67
	No Video	68
	System Boot Failure	68
	Memory Errors	68
	Losing the System's Setup Configuration	69

	When the System Becomes Unstable	69
3.2	Technical Support Procedures	71
3.3	Frequently Asked Questions	72
3.4	Battery Removal and Installation	73
	Battery Removal	73
	Proper Battery Disposal	73
	Battery Installation	73
3.5	Returning Merchandise for Service	74
Ch	apter 4 BIOS	
4.1	Introduction	75
	Starting the Setup Utility	75
4.2	Main Setup	76
4.3	Advanced Setup Configurations	78
4.4	Event Logs	113
4.5	IPMI	115
4.6	Security	118
4.7	Boot	121
4.8	Save & Exit	124
Ap	pendix A BIOS Codes	
Ap	pendix B Software Installation	
B.1	Installing Software Programs	128
B.2	SuperDoctor® 5	129
Ap	pendix C Standardized Warning Statements	
	Battery Handling	130
	Product Disposal	132
Ap	pendix D UEFI BIOS Recovery	

## **Chapter 1**

### Introduction

Congratulations on purchasing your computer motherboard from an acknowledged leader in the industry. Supermicro motherboards are designed with the utmost attention to detail to provide you with the highest standards in quality and performance.

The X11DPX-T motherboard was designed to be used with a Supermicro-proprietary chassis as an integrated server platform. It is not to be used as a stand-alone product and will not be shipped independently in a retail box. No motherboard shipping package will be provided in your shipment.

## **Important Links**

For your system to work properly, please follow the links below to download all necessary drivers/utilities and the user's manual for your server.

- Supermicro product manuals: http://www.supermicro.com/support/manuals/
- Product drivers and utilities: ftp://ftp.supermicro.com
- Product safety info: http://www.supermicro.com/about/policies/safety information.cfm
- If you have any questions, please contact our support team at: support@supermicro.com

This manual may be periodically updated without notice. Please check the Supermicro website for possible updates to the manual revision level.




Figure 1-1. X11DPX-T Motherboard Image

**Note:** All graphics shown in this manual were based upon the latest PCB revision available at the time of publication of the manual. The motherboard you received may or may not look exactly the same as the graphics shown in this manual.


LED2 JUIDB1 (UID-LED) (UID) VGA gLAN 2 ggLAN 1 g LEDBMC DESIGNED IN USA 0000000 0000000 ВМС SUPER X11DPX-T LAN CTRL FAN4 Щ :4 (CPU1 SLOT4 PCI-E 3.0 x16) :3 (CPU1 SLOT3 PCI-E 3.0 x8) (CPU2 SLOT8 PCHE 3.0 x16) JNVI2C2 <u>\_</u> JPCIE9 (CPUZ SLOT9 PCI-E 3.0 x8) JPCIE 10 (CPU2 SLOT10 PCI-E 3.0 x8) FC THE PERSON OF CPU2 SJWD1 P2-DIMMA2 BIOS LICENSE P2-DIMMB1 P2-DIMMD1 P2-DIMMD2 P1-DIMMC1 P1-DIMME1 JSTBY1 M.2 CONNECTOR M199 Mile S-SGPIO S-SGPIO SJSD1 JSD2 CPU1 PCH SOSS JTAG\_HFI1 000000 §8808 JTPM1 S-SATA1 USB 8 (3.0) IPMI CODE | MICLULE | MICL BAR CODE SAN MAC FANA LEDPWR 0

Figure 1-2. X11DPX-T Motherboard Layout (not drawn to scale)



Note: Components not documented are for internal testing only.

#### **Quick Reference**



## Notes:

- See Chapter 2 for detailed information on jumpers, I/O ports, and JF1 front panel connections.
- "\u00ed" indicates the location of Pin 1.
- Components/jumpers/LED indicators not documented are reserved for internal testing only.
- Use only the correct type of onboard CMOS battery as specified by the manufacturer. Do
  not install the onboard battery upside down to avoid possible explosion.

### **Quick Reference Table**

Jumper	Description	Default Setting		
JBT1	CMOS Clear	Open (Normal)		
JPME2	ME Manufacturing Mode	Pins 1-2 (Normal)		
JPTG1	Onboard 10Gb LAN1/2 Enable/Disable	Pins 1-2 (Enabled)		
JVRM_SEL1	VRM_I2C Jumper	Pins 1-2 (Normal)		
JWD1	Watch Dog Timer Reset	Pins 1-2 (Reset)		
Connector	Description			
BT1	Onboard Battery			
COM1	COM Port (COM1) on the I/O Backplane			
COM2	COM Header			
FAN1 ~ FAN6, FANA, FANB, FANC, FAND	System/CPU Fan Headers (FAN5: CPU1 Fan, FAN6: CPU2 Fan)			
IPMI_LAN	Dedicated IPMI LAN Port			
I-SATA0~3, I-SATA4~7	Intel® PCH SATA 3.0 Ports (0-3, 4-7)			
JF1 Front Control Panel Header				
JHFI1/JHFI2 Host Fabric Interface (HFI) Sideband Connection He (*Notes below) F model processor is used) (JHFI1: for CPU1, JHFI2		•		
JIPMB1 4-pin BMC External IC Header (for an IPMI card)				
JL1	Chassis Intrusion Header			
JNCSI1	NC-SI Header for IPMI Support			
JNVI2C1 NVMe SMBus (I <sup>2</sup> C) headers used for PCI-E hot-plug S the NVMe Add-on Card on PCI-E Slot 9 (an SMCI-proprequired; available for a Supermicro complete system of				
JNVI2C2 NVMe SMBus (I <sup>2</sup> C) headers used for PCI-E hot-plug SMBus clo the NVMe Add-on Card on PCI-E Slot 10 (an SMCI-proprietary required; available for a Supermicro complete system only)				
JPI2C1	Power Supply SMBus I <sup>2</sup> C Header			
JPWR1 24-pin ATX Power Connector				
JPWR2/JPWR3 12V 8-pin CPU Power Connectors				
JPWR4	PWR4 12V 4-pin Power Connectors			
JRK1	RAID_Key for NVMe SSD			
JSD1/JSD2	SATA DOM Power Connectors 1/2			
JSDCARD1	SDCARD1 Micro SD Card Slot (manufacture reserved)			
JSEN1	JSEN1 Inlet Sensor Header			
JSTBY1	Standby Power Connector			
JTAG_HFI1	JTAG_HFI1 HFI Debug Port for Fabric CPU (See Note below)			



**Notes:** 1. For the HFI sideband carrier card to function properly, please install the HFI card to an appropriate PCI-E slot of your choice, and install an F model processor in the CPU socket. 2. Connect an HFI cable from the HFI card to JHFI (HFI headers) and connect an IFP cable from the HFI card to the processor. (See Pages 34 and 51 in Chapter 2 for more information.)

Connector	Description			
JTPM1	Trusted Platform Module/Port 80 connector			
JUIDB1	UID (Unit Identifier) Switch			
LAN1/2	LAN Ports			
M.2 CONNECTOR	PCI-E M.2 Connector, small form factor devices and other portable devices for High speed NVMe SSDs			
S-SATA0/S-SATA1	SATA 3.0 Ports with Power-pin Built-in w/support of SuperDOM (Disk-On-Module)			
S-SGPIO	Serial Link General Purpose I/O Header			
SP1	Internal Speaker/Buzzer			
USB 0/1	Back Panel USB 2.0 Ports			
USB 2/3	Front Access USB 2.0 Headers			
USB 4/5	Back Panel USB 3.0 Ports			
USB 6/7	Front Access USB 3.0 Headers			
USB 8	USB 3.0 Type A Header			
VGA	VGA Port (Back Panel)			
LED	Description	Status		
LED2	UID (Unit Identifier) LED	Solid Blue: Unit Identified		
LEDBMC	BMC Heartbeat LED	Blinking Green: BMC Normal		
LEDPWR	Onboard Power LED	Solid Green: Power On		

**Note:** Fabric CPU is an abbreviation for Intel® Xeon® Scalable Processor Fabric CPU in this manual.

#### **Motherboard Features**

#### **Motherboard Features**

#### **CPU**

• Dual Intel® Xeon® 81xx/61xx/51xx/41xx/31xx series processors (Socket P) with Intel® Omni-Path Fabric



Note 1: The Intel® Xeon® Processor Scalable Family includes Intel® Xeon® Platinum 8100 processor, Intel® Xeon® Gold 6100/5100 processor, Intel® Xeon® Silver 4100 processor, and Intel® Xeon® Bronze 3100 processor.

Note 2: For the latest CPU/memory updates, please refer to our website at http://www.supermicro.com/products/ motherboard.

#### Memory

 Integrated memory controller embedded in the processor supports up to 2TB of 3DS Load Reduced DIMM (3DS LRDIMM), Load Reduced DIMM (LRDIMM), Registered DIMM (RDIMM), Non-Volatile DIMM (NV-DIMM) DDR4 (288-pin) ECC 2666/2400/2133 MHz modules in 16 slots



Note: The memory capacity support will differ according to the SKUs.

#### **DIMM Size**

Up to 128 GB at 1.2V



Note 1: Memory speed support depends on the processors used in the system.

Note 2: For the latest CPU/memory updates, please refer to our website at http://www.supermicro.com/products/ motherboard.

#### Chipset

Intel® C621

#### **Expansion Slots**

- Two (2) PCI Express 3.0 x16 (Slot4/Slot8) or HSSI (High Speed Serial Interface)
- Two (2) PCI Express 3.0 x16 (Slot2/Slot6), or four (4) PCI Express 3.0 x8 (Slot1/Slot2/Slot5/Slot6)
- Two (2) PCI Express 3.0 x8 (Slot9/Slot10)
- One (1) PCI Express 3.0 x4 in x8 slot (Slot11)

#### Non Volatile Memory Express (NVMe) Slot

• One (1) PCI Express 3.0 M.2 slot

#### **BaseBoard Management Controller (BMC)**

- ASPEED AST2500 Baseboard Controller (BMC) supports IPMI 2.0
- One (1) IPMI dedicated LAN located on the rear IO backpanel

#### **Graphics**

Graphics controller via ASPEED AST2500 BMC



**Note:** The table above is continued on the next page.

Motherboard Features			
I/O Devices			
Serial (COM) Port	Two (2) Fast UART 16550 port (one port on the I/O back panel, one header on the motherboard)		
• SATA 3.0	<ul> <li>Eight (8) SATA 3.0 connections supported by Intel® PCH (I-SATA 0-3, 4-7)</li> <li>Two (2) SATA 3.0 ports with power-pin built-in, w/support of Supermicro SuperDOM (S-SATA0/S-SATA1)</li> </ul>		
RAID (PCH)	• RAID 0/1/5/10 (RSTe 5.x)		

#### **Peripheral Devices**

- Two (2) USB 3.0 ports on the rear I/O panel (USB 4/5)
- . One (1) internal USB 3.0 header with two (2) USB connections on the motherboard for front access (USB 6/7)
- One (1) Type A USB 3.0 connector for front access (USB 8)
- Two (2) USB 2.0 ports on the rear I/O panel (USB 0/1)
- One (1) internal USB 2.0 header with two (2) USB connections on the motherboard for front access (USB 2/3)

#### **BIOS**

- 64 MB SPI AMI BIOS® SM Flash UEFI BIOS
- ACPI 3.0/4.0, USB keyboard, Plug-and-Play (PnP), SPI dual/quad speed support, and SMBIOS 2.7 or later

#### **Power Management**

- Main switch override mechanism
- Power-on mode for AC power recovery
- Intel® Intelligent Power Node Manager 4.0 (available when the Supermicro Power Manager [SPM] is installed and a special power supply is used. See the note on page 22.)
- Management Engine (ME)

#### **System Health Monitoring**

- Onboard voltage monitoring for +3.3V, 3.3V standby, +5V, +5V standby, +12V, CPU core, memory, chipset, BMC, PCH, and battery voltages
- · CPU System LED and control
- · CPU Thermal Trip support
- · Status monitor for speed control
- · Status monitor for on/off control
- CPU Thermal Design Power (TDP) support of up to 255W (See Note 1 on next page.)

#### **Fan Control**

- Fan status monitoring via IPMI connections
- · Dual cooling zone
- Low-noise fan speed control
- · Pulse Width Modulation (PWM) fan control

**Note:** The table above is continued on the next page.

#### **Motherboard Features**

#### **System Management**

- Trusted Platform Module (TPM) support
- PECI (Platform Environment Control Interface) 2.0 support
- UID (Unit Identification)/Remote UID
- System resource alert via SuperDoctor® 5
- · SuperDoctor® 5, Watch Dog, NMI
- · Chassis intrusion header and detection

#### **LED Indicators**

- CPU/Overheating
- Fan Failure
- UID/remote UID.
- · HDD activity. LAN activity.

#### **Dimensions**

• 15.12" (L) x 13.2" (W) (384 mm x 335.3 mm)



**Note 1:** The CPU maximum thermal design power (TDP) is subject to chassis and heatsink cooling restrictions. For proper thermal management, please check the chassis and heatsink specifications for proper CPU TDP sizing.

**Note 2:** For IPMI configuration instructions, please refer to the Embedded IPMI Configuration User's Guide available at http://www.supermicro.com/support/manuals/.

**Note 3:** It is strongly recommended that you change BMC log-in information upon initial system power-on. The manufacture default username is ADMIN and the password is ADMIN. For proper BMC configuration, please refer to http://www.supermicro.com/products/info/files/IPMI/Best\_Practices\_BMC\_Security.pdf




Figure 1-3. System Block Diagram

**Note:** This is a general block diagram and may not exactly represent the features on your motherboard. See the previous pages for the actual specifications of your motherboard.


## 1.1 Processor and Chipset Overview

Built upon the functionality and capability of the Intel® Xeon® scalable processors (in Socket P) and the Intel® C621 chipset, the X11DPX-T motherboard provides system performance, power efficiency, and feature sets to address the needs of next-generation computer users. This motherboard is ideal for high-performance computing, I/O intensive storage and application, and industry embedded appliances.

With support of the new Intel® Omni-Path Fabric, the X11DPX-T drastically increases system performance for a multitude of server applications.

The Intel® C621 chipset provides Enterprise SMbus support and includes the following features:

- DDR4 288-pin memory support on Socket P
- Support for MCTP Protocol
- Support for Management Engine (ME)
- Support of SMBus speeds of up to 400KHz for BMC connectivity
- Improved I/O capabilities to high-storage-capacity configurations
- SPI enhancements
- Intel® Node Manager 4.0 for advanced power monitoring, capping, and management for BMC enhancement
- The BMC supports remote management, virtualization, and the security package for enterprise platforms



## 1.2 Special Features

This section describes the health monitoring features of the X11DPX-T motherboard. The motherboard has an onboard ASPEED AST2500 Baseboard Management Controller (BMC) that supports system health monitoring.

## **Recovery from AC Power Loss**

The Basic I/O System (BIOS) provides a setting that determines how the system will respond when AC power is lost and then restored to the system. You can choose for the system to remain powered off (in which case you must press the power switch to turn it back on), or for it to automatically return to the power-on state. See the Advanced BIOS Setup section for this setting. The default setting is Last State.

## 1.3 System Health Monitoring

This section describes the health monitoring features of the X11DPX-T motherboard. The motherboard has an onboard Baseboard Management Controller (BMC) chip that supports system health monitoring. Once a voltage becomes unstable, a warning is given or an error message is sent to the screen.

#### **Onboard Voltage Monitors**

The onboard voltage monitor will continuously scan crucial voltage levels. Once a voltage becomes unstable, it will give a warning or send an error message to the screen. Real time readings of these voltage levels are all displayed on the IPMI Web.

#### **Fan Status Monitor with Firmware Control**

The system health monitor embedded in the BMC chip can check the RPM status of the cooling fans. The CPU and chassis fans are controlled via IPMI.

### **Environmental Temperature Control**

System Health sensors in the BMC monitor the temperatures and voltage settings of onboard processors and the system in real time via the IPMI interface. Whenever the temperature of the CPU or the system exceeds a pre-defined threshold, system/CPU cooling fans will be turned on to prevent the CPU or the system from overheating.

**Note:** To avoid possible system overheating, please be sure to provide adequate airflow to your system.

## **System Resource Alert**

This feature is available when used with SuperDoctor 5®. SuperDoctor 5 is used to notify the user of certain system events. For example, you can configure SuperDoctor 5 to provide you with warnings when the system temperature, CPU temperatures, voltages and fan speeds go beyond a predefined range.

## 1.4 ACPI Features

ACPI stands for Advanced Configuration and Power Interface. The ACPI specification defines a flexible and abstract hardware interface that provides a standard way to integrate power management features throughout a computer system including its hardware, operating system and application software. This enables the system to automatically turn on and off peripherals such as network cards, hard disk drives and printers.

In addition to enabling operating system-directed power management, ACPI also provides a generic system event mechanism for Plug and Play and an operating system-independent interface for configuration control. ACPI leverages the Plug and Play BIOS data structures while providing a processor architecture-independent implementation that is compatible with Windows server 2012/R2 and Windows server 2016 operating systems.

## 1.5 Power Supply

As with all computer products, a stable power source is necessary for proper and reliable operation. It is even more important for processors that have high CPU clock rates. In areas where noisy power transmission is present, you may choose to install a line filter to shield the computer from noise. It is recommended that you also install a power surge protector to help avoid problems caused by power surges.

## 1.6 Super I/O

The Super I/O (ASPEED AST2500 chip) provides a high-speed, 16550 compatible serial communication port (UART), which supports serial infrared communication. The UART includes send/receive FIFO, a programmable baud rate generator, complete modem control capability, and a processor interrupt system. The UART provides legacy speed with baud rate of up to 115.2 Kbps as well as an advanced speed with baud rate of up to 921.6 Kbps.

The Super I/O provides functions that comply with ACPI (Advanced Configuration and Power Interface), which includes support of legacy and ACPI power management through a SMI or SCI function pin. It also features auto power management to reduce power consumption.

## 1.7 Advanced Power Management

The following new advanced power management features are supported by the motherboard.

## Intel® Intelligent Power Node Manager (IPNM)

Available when the Supermicro Power Manager (SPM) is installed, Intel's Intelligent Power Node Manager (IPNM) provides your system with real-time thermal control and power management for maximum energy efficiency. Although IPNM Specification Version 2.0/3.0 is supported by the BMC (Baseboard Management Controller), your system must also have IPNM-compatible Management Engine (ME) firmware installed to use this feature.

**Note:** Support for IPNM 2.0/3.0 support is dependent on the power supply used in the system.

## **Management Engine (ME)**

The Management Engine, which is an ARC controller embedded in the IOH (I/O Hub), provides Server Platform Services (SPS) to your system. The services provided by SPS are different from those provided by the ME on client platforms.

## **Chapter 2**

## Installation

#### 2.1 Static-Sensitive Devices

Electrostatic Discharge (ESD) can damage electronic components. To avoid damaging your motherboard and your system, it is important to handle it very carefully. The following measures are generally sufficient to protect your equipment from ESD.

#### **Precautions**


- Use a grounded wrist strap designed to prevent static discharge.
- Touch a grounded metal object before removing the motherboard from the antistatic bag.
- Handle the motherboard by its edges only; do not touch its components, peripheral chips, memory modules or gold contacts.
- When handling chips or modules, avoid touching their pins.
- Put the motherboard and peripherals back into their antistatic bags when not in use.
- For grounding purposes, make sure that your chassis provides excellent conductivity between the power supply, the case, the mounting fasteners and the motherboard.
- Use only the correct type of CMOS onboard battery as specified by the manufacturer. Do not install the CMOS battery upside down, which may result in a possible explosion.

## **Unpacking**

The motherboard is shipped in antistatic packaging to avoid static damage. When unpacking the motherboard, make sure that the person handling it is static protected.

#### 2.2 Motherboard Installation

All motherboards have standard mounting holes to fit different types of chassis. Make sure that the locations of all the mounting holes for both the motherboard and the chassis match. Although a chassis may have both plastic and metal mounting fasteners, metal ones are highly recommended because they ground the motherboard to the chassis. Make sure that the metal standoffs click in or are screwed in tightly.




## **Location of Mounting Holes**




**Note:** 1) To avoid damaging the motherboard and its components, please do not use a force greater than 8 lb/inch on each mounting screw during motherboard installation. 2) Some components are very close to the mounting holes. Please take precautionary measures to avoid damaging these components when installing the motherboard to the chassis.

### Installing the Motherboard


1. Install the I/O shield into the back of the chassis.



2. Locate the mounting holes on the motherboard. See the previous page for the location.



3. Locate the matching mounting holes on the chassis. Align the mounting holes on the motherboard against the mounting holes on the chassis.



- 4. Install standoffs in the chassis as needed.
- 5. Install the motherboard into the chassis carefully to avoid damaging other motherboard components.
- 6. Using the Phillips screwdriver, insert a Phillips head #6 screw into a mounting hole on the motherboard and its matching mounting hole on the chassis.
- 7. Repeat Step 5 to insert Pan head #6 screws into all mounting holes.
- 8. Make sure that the motherboard is securely placed in the chassis.
  - Note: Images displayed in this manual are for illustration only. Your chassis or components might look different from those shown in this manual.

#### 2.3 Processor and Heatsink Installation

**Warning:** When handling the processor package, avoid placing direct pressure on the label area of the CPU or CPU socket. Also, improper CPU installation or socket misalignment can cause serious damage to the CPU or motherboard which may result in RMA repairs. Please read and follow all instructions thoroughly before installing your CPU and heatsink.




#### Notes:


- Always connect the power cord last, and always remove it before adding, removing, or changing any hardware components. Please note that the processor and heatsink should be assembled together first to form the Processor Heatsink Module (PHM), and then install the entire PHM into the CPU socket.
- When you receive a motherboard without a processor pre-installed, make sure that the
  plastic CPU socket cap is in place and that none of the socket pins are bent; otherwise,
  contact your retailer immediately.
- Refer to the Supermicro website for updates on CPU support.
- Please follow the instructions given in the ESD Warning section on the first page of this chapter before handling, installing, or removing system components.

#### The Intel 81xx/61xx/51xx/41xx/31xx Series Processors

**Note:** The 81xx/61xx/51xx/41xx/31xx processors contain two models-the F model processors and the Non-F model processors. The installation instructions for the F model processors differ from the installation instructions for the Non-F model processors. For this reason, two sets of instructions (one for the F model, and the other, for the Non-F model) are provided in this section.



Intel Processor (Non-F Model)



Intel Processor (F Model)




**Note:** All graphics, drawings, and pictures shown in this manual are for illustration only. The components that came with your machine may or may not look exactly the same as those shown in this manual.

## **Overview of the Processor Socket Assembly**


The processor socket assembly contains 1) the Intel 81xx/61xx/51xx/41xx/31xx processor, 2) the narrow processor clip, 3) the dust cover, and 4) the CPU socket.

## 1. The 81xx/61xx/51xx/41xx/31xx Processor




(The 81xx/61xx/51xx/41xx/31xx Processor)

2. Narrow processor clip (the plastic processor package carrier used for the CPU)




(for the non-F Model)

3. Dust Cover




4. CPU Socket



**Note**: Be sure to cover the CPU socket with the dust cover when the CPU is not installed.

## **Overview of the Processor Heatsink Module (PHM)**

The Processor Heatsink Module (PHM) contains 1) a heatsink, 2) a narrow processor clip, and 3) the 81xx/61xx/51xx/41xx/31xx processor.



(Bottom View for the F Model)


(Bottom View for the non-F Model)


# Attaching the Non-F Model Processor to the Narrow Processor Clip to Create the Processor Package Assembly

To properly install the CPU into the narrow processor clip, please follow the steps below.

- 1. Locate pin 1 (notch A), which is the triangle located on the top of the narrow processor clip. Also locate notch B and notch C on the processor clip.
- 2. Locate pin 1 (notch A), which is the triangle on the substrate of the CPU. Also, locate notch B and notch C on the CPU as shown below.
- 3. Align pin 1 (the triangle on the substrate) of the CPU with pin 1 (the triangle) of the narrow processor clip. Once they are aligned, carefully insert the CPU into the processor clip by sliding notch B of the CPU into notch B of the processor clip, and sliding notch C of the CPU into notch C of the processor clip.
- 4. Examine all corners of the CPU to ensure that it is properly seated on the processor clip. Once the CPU is securely attached to the processor clip, the processor package assembly is created.

Note: Please exercise extreme caution when handling the CPU. Do not touch the CPU LGA-lands to avoid damaging the LGA-lands or the CPU. Be sure to wear ESD gloves when handling components.






Processor Package Carrier (w/CPU mounted on the Processor Clip)

# Attaching the F Model Processor to the Narrow Processor Clip to Create the Processor Package Assembly

To properly install the CPU into the narrow processor clip, please follow the steps below.

- 1. Locate pin 1 (notch A), which is the triangle located on the top of the narrow processor clip. Also locate notch B and notch C on the processor clip.
- 2. Locate pin 1 (notch A), which is the triangle on the substrate of the CPU. Also, locate notch B and notch C on the CPU as shown below.
- 3. Align pin 1 (the triangle on the substrate) of the CPU with pin 1 (the triangle) of the narrow processor clip. Once they are aligned, carefully insert the CPU into the processor clip by sliding notch B of the CPU into notch B of the processor clip, and sliding notch C of the CPU into notch C of the processor clip.
- 4. Examine all corners of the CPU to ensure that it is properly seated on the processor clip. Once the CPU is securely attached to the processor clip, the processor package assembly is created.


**Note:** Please exercise extreme caution when handling the CPU. Do not touch the CPU LGA-lands to avoid damaging the LGA-lands or the CPU. Be sure to wear ESD gloves when handling components.



# Attaching the Non-F Model Processor Package Assembly to the Heatsink to Form the Processor Heatsink Module (PHM)

After you have made a processor package assembly by following the instructions on the previous page, please follow the steps below to mount the processor package assembly onto the heatsink to create the Processor Heatsink Module (PHM).

- 1. Locate "1" on the heatsink label and the triangular corner next to it on the heatsink. With your index finger pressing against the screw at this triangular corner, carefully hold and turn the heatsink upside down with the thermal-grease side facing up. Remove the protective thermal film if present, and apply the proper amount of the thermal grease as needed. (Skip this step if you have a new heatsink because the necessary thermal grease is pre-applied in the factory.)
- 2. Holding the processor package assembly at the center edge, turn it upside down. With the thermal-grease side facing up, locate the hollow triangle located at the corner of the processor carrier assembly ("a" in the graphic). Note a larger hole and plastic mounting clicks located next to the hollow triangle. Also locate another set of mounting clicks and a larger hole at the diagonal corner of the same (reverse) side of the
  - processor carrier assembly ("b" in the graphic).
- 3. With the back of heatsink and the reverse side of the processor package assembly facing up, align the triangular corner on the heatsink ("A" in the graphic) against the mounting clips next to the hollow triangle ("a") on the processor package assembly.
- 4. Also align the triangular corner ("B") at the diagonal side of the heatsink with the corresponding clips on the processor package assembly ("b").
- 5. Once the mounting clips on the processor package assembly are properly aligned with the corresponding holes on the back of heatsink, securely attach the heatsink to the processor package assembly by snapping the mounting clips at the proper places on the heatsink to create the processor heatsink module (PHM).



## Attaching the F Model Processor Package Assembly to the Heatsink to Form the Processor Heatsink Module (PHM)


After you have made a processor package assembly by following the instructions on the previous page, please follow the steps below to mount the processor package assembly onto the heatsink to create the Processor Heatsink Module (PHM).

- 1. Locate "1" on the heatsink label and the triangular corner next to it on the heatsink. With your index finger pressing against the screw at this triangular corner, carefully hold and turn the heatsink upside down with the thermal-grease side facing up. Remove the protective thermal film if present, and apply the proper amount of the thermal grease as needed. (Skip this step if you have a new heatsink because the necessary thermal grease is pre-applied in the factory.)
- 2. Holding the processor package assembly at the center edge, turn it upside down. With the thermal-grease side facing up, locate the hollow triangle located at the corner of the processor carrier assembly ("a" in the graphic). Note a larger hole and plastic mounting clicks located next to the hollow triangle. Also locate another set of mounting clicks and a larger hole at the diagonal corner

of the same (reverse) side of the processor carrier assembly ("b" in


the graphic).

- 3. With the back of heatsink and the reverse side of the processor package assembly facing up, align the triangular corner on the heatsink ("A" in the graphic) against the mounting clips next to the hollow triangle ("a") on the processor package assembly.
- 4. Also align the triangular corner ("B") at the diagonal side of the heatsink with the corresponding clips on the processor package assembly ("b").
- 5. Once the mounting clips on the processor package assembly are properly aligned with the corresponding holes on the back of heatsink, securely attach the heatsink to the processor package assembly by snapping the mounting clips at the proper places on the heatsink to create the processor heatsink module (PHM).



### **Preparing the CPU Socket for Installation**

This motherboard comes with the CPU socket pre-assembled in the factory. The CPU socket contains 1) a dust cover, 2) a socket bracket, 3) the CPU (P0) socket, and 4) a back plate. These components are pre-installed on the motherboard before shipping.




CPU Socket w/Dust Cover On

### Removing the Dust Cover from the CPU Socket

Remove the dust cover from the CPU socket, exposing the CPU socket and socket pins as shown on the illustration below.

 $\mathbb{N}$ 


**Note:** Do not touch the socket pins to avoid damaging them, causing the CPU to malfunction.



### Installing the Processor Heatsink Module (PHM)

- Once you have assembled the processor heatsink module (PHM) by following the
  instructions listed on page 29 or page 30, you are ready to install the processor heatsink
  module (PHM) into the CPU socket on the motherboard. To install the PHM into the
  CPU socket, follow the instructions below.
- 2. Locate the triangle (pin 1) on the CPU socket, and locate the triangle (pin 1) at the corner of the PHM that is closest to "1." (If you have difficulty locating pin 1 of the PHM, turn the PHM upside down. With the LGA-lands side facing up, you will note the hollow triangle located next to a screw at the corner. Turn the PHM right side up, and you will see a triangle marked on the processor clip at the same corner of hollow triangle.)
- 3. Carefully align pin 1 (the triangle) on the PHM against pin 1 (the triangle) on the CPU socket.
- 4. Once they are properly aligned, insert the two diagonal oval holes on the heatsink into the guiding posts.
- 5. Using a T30 Torx-bit screwdriver, install four screws into the mounting holes on the socket to securely attach the PHM onto the motherboard starting with the screw marked "1" (in the sequence of 1, 2, 3, and 4).

**Note:** Do not use excessive force when tightening the screws to avoid damaging the LGA-lands and the processor.




# Installing an HFI Carrier Card for Host Fabric Interface (HFI) Support as Needed (Available when the F Model CPU is Used)



**Note:** Two host fabric interface carrier card headers (JHFI1/JHFI2) are located on the motherboard. Install an HFI card on an appropriate PCI-E slot of your choice and F model CPU(s) on CPU socket(s) to use this feature. (For more information on the JHFI1/JHFI2 headers, please refer to page 51.)

#### Installation Instructions

- 1. Locate CPU socket(s) on the motherboard. Install the F model CPU(s) on this socket as shown below (marked 1. below) if you have not done so.
- 2. Locate the PCI-E slots. Install an Host Fabric Interface (HFI) card on an appropriate PCI-E slot of your choice as shown below (marked 2. below).
- 3. Connect the HFI connector(s) (marked ) on the HFI cable to the onboard JHFI header(s) as show below (marked 3. below.)
- 4. Connect the other end of the HFI cable to the connector (marked **(A)**) on the HFI card as shown below. (marked 4. below.)
- 5. Connect the plug (marked 5. below) on one end of the Internal\_Faceplate\_to\_the\_
  Processor (IFP) cable to the connector (marked **⑤**) on the HFI card as shown below.
- 6. Connect the other end of IFP cable (marked 6. below) to the F model CPU installed in the CPU socket as shown below.




## Removing the Processor Heatsink Module (PHM) from the Motherboard

Before removing the processor heatsink module (PHM), unplug power cord from the power outlet.

- 1. Using a T30 Torx-bit screwdriver, turn the screws on the PHM counterclockwise to loosen them from the socket, starting with screw marked #4 (in the sequence of 4, 3, 2, 1).
- 2. After all four screws are removed, wiggle the PHM gently and pull it up to remove it from the socket.

**Note**: To properly remove the processor heatsink module, be sure to loosen and remove the screws on the PHM in the sequence of 4, 3, 2, 1 as shown below.



## 2.4 Memory Support and Installation



Note: Check the Supermicro website for recommended memory modules. Exercise extreme care when installing or removing DIMM modules to prevent any damage.

#### **Memory Support**

The X11DPX-T supports up to 2TB of 3DS Load Reduced DIMM (3DS LRDIMM), Load Reduced DIMM (LRDIMM), Registered DIMM (RDIMM), Non-Volatile DIMM (NV-DIMM) DDR4 (288-pin) ECC 2666/2400/2133 MHz modules in 16 slots. Populating the DDR4 memory module in 2DPC system configuration on this MBD will affect memory bandwidth performance. Populating these DIMM modules with a pair of memory modules of the same type and size will result in interleaved memory, which will improve memory performance.



Notes: 1. Be sure to use the memory modules of the same type and speed on the motherboard. Mixing of memory modules of different types and speeds is not allowed. 2. When installing memory modules, be sure to populate the first DIMM module on the blue memory slot, which is the first memory slot of a memory channel, and then populate the second DIMM in the black slot if 2DPC memory configuration is used. 3. Using unbalanced memory topology by populating two DIMMs in one channel while populating one DIMM in another channel will result in reduced memory performance.

4. Memory speed is dependent on the type of processors used in your system.

## **DIMM Module Population Configuration**

For optimal memory performance, follow the table below when populating memory.

DDR4 Memory Support for the Intel Xeon Scalable Processor Platform						
	Ranks Per DIMM and Data	DIMM Capacity (GB)		Speed (MT/s); Voltage (V); Slots per Channel (SPC) and DIMMs per Channel (DPC)		
T				2 Slots per Channel		
Туре				1DPC (1-DIMM per Channel)	2DPC (2-DIMM per Channel)	
	Width	4 Gb	8 Gb	1.2 V	1.2 V	
RDIMM	SRx4	8 GB	16 GB	2666	2666	
RDIMM	SRx8	4 GB	8 GB	2666	2666	
RDIMM	DRx8	8 GB	16 GB	2666	2666	
RDIMM	DRx4	16 GB	32 GB	2666	2666	
DDIMM 2De	QRX4	N/A	2H-64GB	2666	2666	
RDIMM 3Ds	8RX4	N/A	4H-128GB	2666	2666	
LRDIMM	QRx4	32 GB	64 GB	2666	2666	
LRDIMM 3Ds	QRX4	N/A	2H-64GB	2666	2666	
LIADIIVIIVI 3DS	8Rx4	N/A	4H-128 GB	2666	2666	

# DIMM Population Requirements for the 81xx/61xx/51xx/41xx/31xx Series Processors

For optimal memory performance, follow the tables below when populating memory modules.

Key Parameters for DIMM Configurations				
Parameters	Possible Values			
Number of Channels	1, 2, 3, 4, 5, or 6			
Number of DIMMs per Channel	1DPC (1 DIMM Per Channel) or 2DPC (2 DIMMs Per Channel)			
DIMM Type	RDIMM (w/ECC), LRDIMM, 3DS-LRDIMM			
DIMM Construction	<ul> <li>non-3DS RDIMM Raw Cards: A/B (2RX4), C (1RX4),</li> <li>D (1RX8), E (2RX8)</li> </ul>			
	3DS RDIMM Raw Cards: A/B (4RX4)			
	• non-3DS LRDIMM Raw Cards: D/E (4RX4)			
	3DS LRDIMM Raw Cards: A/B (8RX4)			

	General Population Requirements				
	DIMM Mixing Rules				
•	Please populate all memory modules with DDR4 DIMMs only.				
•	X4 and X8 DIMMs can be mixed in the same channel.				
•	Mixing of LRDIMMs and RDIMMs is not allowed in the same channel, across different channels, and across				
	different sockets.				
•	Mixing of non-3DS and 3DS LRDIMM is not allowed in the same channel, across different channels, and across				
	different sockets.				

Mixing of DIMM Types within a Channel					
DIMM Types RDIMM LRDIMM 3DS LRDIMM					
RDIMM	Allowed	Not Allowed	Not Allowed		
LRDIMM	Not Allowed	Allowed	Not Allowed		
3DS LRDIMM	Not Allowed	NotAllowed	Allowed		

#### (DDR4 Only) Socket Level Population Requirements

DDR4 Socket Level Minimum Population Requirements

- There should be at least one DDR4 DIMM per socket.
- If only one DIMM is populated in a channel, then populate it in the slot furthest away from CPU.
- Always populate DIMMs with a higher electrical loading in DIMM0 followed by DIMM1.

	(DDR4 Only) Memory Populations with Possible Mixes						
DDR4 RDIMM DIMM0/DIMM1 DIMM0/DIMM1 Con- Config. Set A Config. Set B fig. Set C DIMM0/DIMM1							
Within	DDR0	x8, None, x8, x8	x4, None, x4, x4	x8, x4, or x4, x8	Single Rank, None		
IMC DIMM Popula-	DDR1	None or same as DDR0	None or same as DDR0	None or same as DDR0	Single Rank, Single Rank Dual Rank, Single Rank, Dual Rank, None		
tion	DDR2	None or same as DDR1 (excludes DIMM 1 in 5DIMM configurations)	None or same as DDR1 (excludes DIMM 1 in 5DIMM configurations)	None or same as DDR1 (excludes DIMM 1 in 5DIMM configura- tions)	Dual Rank, Dual Rank, Single Rank, Single Rank		

(DDR4 Only) Memory Populations with Possible Mixes					
3DS LRDIMM or 3DS RDIMM DIMM0/DIMM1 Config. Set A Possible Mixes DIMM0/DIMM1					
Within IMC	DDR0	x4, None, x4, x4	Quad Rank, None		
DIMM Population DDR1		None or same as DDR0	Quad Rank, Quad Rank Cannot mix 3DS LRDIMM and RDIMM		
	DDR2	None or same as DDR1			

(DDR4 Only) Memory Populations with Possible Mixes				
LI	RDIMMs	Possible Mixes DIMM0/DIMM1		
Within IMC			Quad Rank, None	
DIMM Popu- lation	DDR1	None or same as DDR0	Quad Rank, Quad Rank  Note: Requirements	
	DDR2	None or same as DDR1	*Match DIMM types installed across DDR channels within an IMC  *Always populate iMC0 first	

(DDR4 Only) 2SPC Memory Configuration with x8 DIMMs							
	Total # of DIMMs	DDR Channel	Number of Ranks	Virtual Lock Step			
DIMM Population within an IMC	1 x8 DIMM	Must be installed on iMC0 DDR Channel 0	1	N/A			
(Note: Uniformly			>1	SVLS			
populate with x8 DRAMs DIMMs)	2 x8 DIMMs	DDR0: Populate with 1 DIMM DDR1: Populate identically as DDR0	1	N/A			
		DDR 1. Populate Identically as DDR0	>1	SVLS			
	3 x8 DIMMs	DDR0: Populate with 1 DIMM DDR1: Populate identically as DDR0	1	N/A			
		DDR1: Populate identically as DDR0 DDR2: Populate identically as DDR1	>1	SVLS			
	4 x8 DIMMs	DDR0: Populate with 2 DIMMs DDR1: Populate identically as DDR0	х	SVLS			
	5 x8 DIMMs	DDR Channel 0, 1, 2: DIMM0 is populated with identical DIMMs, DDR Channel 0, 1: DIMM1 is populated with identical DIMMs	>1	SVLS			
	6 x8 DIMMs	Populate 2 DIMMs per DDR channel	х	SVLS			
DIMM Population	1 pair of	DDR0: Populate with 1 DIMM	1	N/A			
within an IMC (Note: Non-equal	DIMMs	DDR1: Populate the second DIMM (for best performance)	>1	SVLS			
in rank pair of x8 DIMMs)	2 pairs of	DDR0: Populate with 1 pair of non-equal rank DIMMs	1	N/A			
	DIMMs	DDR1: Populate identically as DDR0	>1	SVLS			
	3 pairs of DIMMs	DDR0: Populate with 1 pair of non-equal rank DIMMs DDR1: Populate identically as DDR0 DDR2: Populate identically as DDR1	х	SVLS			
	2 pairs+1 (5DIMMs)	DDR0: Populate with 1 pair of non-equal rank DIMMs DDR1: Populate with identical DIMMs as DDR0 DDR2: DIMM0 is populated with identical DIMM as DDR1	>1	SVLS			

	(DDR4 Only) 2SPC Memory Configuration with x4 DIMMs						
	Total # of DIMMs	DDR Channel	Number of Ranks	Adaptive Virtual Lock Step			
DIMM Popula-	1 x4 DIMM	Must be installed on iMC0 DDR Channel 0	1	Y, only Bank VLS			
tion within an IMC			>1	Y			
Note: Uniformly populate with x4	2 x4 DIMMs	DDR0: Populate with 1 DIMM	1	Y, only Bank VLS			
DRAMs/DIMMs		DDR1: Populate identically as DDR0	>1	Y			
	3 x4 DIMMs	DDR0: Populate with 1 DIMM DDR1: Populate identically as DDR0	1	Y, only Bank VLS			
		DDR1: Populate identically as DDR0 DDR2: Populate identically as DDR1	>1	Y			
	4 x4 DIMMs	DDR0: Populate with 2 DIMMs DDR1: Populate identically as DDR0	х	Y			
	5 x4 DIMMs	DDR Channel 0, 1, 2: DIMM0 is populated with identical DIMMs, DDR Channel 0, 1: DIMM1 is populated with identical DIMMs	>1	Y			
	6 x4 DIMMs	Populate 2 DIMMs per DDR channel	х	Y			
DIMM Popula- tion within an IMC	1 pair of DIMMs	DDR0: Populate with 1 DIMM DDR1: Populate the second DIMM (for best perfor- mance)	>1	Y			
Note: Non- equal in rank pair of x4	2 pairs of DIMMs	DDR0: Populate with 1 pair of non-equal rank DIMMs DDR1: Populate identically as DDR0	>1	Y			
DIMMs)	3 pairs of DIMMs	DDR0: Populate with 1 pair of non-equal rank DIMMs DDR1: Populate identically as DDR0 DDR2: Populate identically as DDR1	х	Y			
	2 pairs+1 (5DIMMs)	DDR0: Populate with 1 pair of non-equal rank DIMMs DDR1: Populate with identical DIMMs as DDR0 DDR2: DIMM0 is populated with identical DIMM as DDR1	>1	Y			


(DDR4 Only) 2SPC Memory Configuration with x8/x4 DIMMs Mixed				
DDR4 RDIMM Total # of DIMMs DDR Channel ADDC Fea				
DIMM Popula- tion within an IMC	1 pair of x8, x4	DDR0: Populate with 1 DIMM DDR1: Populate the second DIMM (for best performance)	No	
2 pairs of x8, x4 Populate with 1 pair of DIMMs on DDR0, and identical pair on DDR1		No		
	3 pairs of x8, x4	A pair of DIMMs on DDR0, and identical pair on DDR1, and DDR2	No	


#### **DIMM Installation**


- Insert the desired number of DIMMs into the memory slots, starting with P1-DIMM A1. For the system to work properly, please use memory modules of the same type and speed on the motherboard.
- 2. Push the release tabs outwards on both ends of the DIMM slot to unlock it.
- 3. Align the key of the DIMM module with the receptive point on the memory slot.
- Align the notches on both ends of the module against the receptive points on the ends of the slot.
- Use two thumbs together to press the notches on both ends of the module straight down into the slot until the module snaps into place.
- 6. Press the release tabs to the lock positions to secure the DIMM module into the slot.


#### **DIMM Removal**

Reverse the steps above to remove the DIMM modules from the motherboard.









## 2.5 Rear I/O Ports

See Figure 2-2 below for the locations and descriptions of the various I/O ports on the rear of the motherboard.





Figure 2-2. I/O Port Locations and Definitions



	Rear I/O Ports					
#	Description # Description					
1.	COM Port 1	6.	USB Port 1			
2.	IPMI Dedicated LAN	7.	LAN Port 1			
3.	USB 3.0 Port 4	8.	LAN Port 2			
4.	USB 3.0 Port 5	9.	VGA Port			
5.	USB Port 0					

#### **VGA Port**

One VGA port is located next to LAN Port 2 on the I/O back panel. Use this connection for VGA display.

#### **Serial Port**

There is one COM port (COM1) on the I/O back panel and one COM header (COM2) on the motherboard. The COM1/COM2 provide serial communication support. See the table below for pin definitions.


COM Port Pin Definitions					
Pin# Definition Pin# Definition					
1	DCD	6	DSR		
2	RXD	7	RTS		
3	TXD	8	CTS		
4	DTR	9	RI		
5	Ground	10	N/A		

#### **LAN Ports**


Two LAN ports (LAN1, LAN2) are located on the I/O back panel. These ports accept RJ45

type cables.

LAN Port Pin Definition					
Pin# Definition Pin# Definition					
1	TX_D1+	5	BI_D3-		
2	TX_D1-	6	RX_D2-		
3	RX_D2+	7	BI_D4+		
4	BI_D3+	8	BI_D4-		



- 1. VGA Port
- 2. COM Port 1
- 3. COM Port 2
- 4. LAN Port 1/2




#### Universal Serial Bus (USB) Ports

There are two USB 3.0 ports (USB 4/5) located on the I/O back panel. The motherboard also has a front access USB 3.0 header that supports two USB connections (USB 6/7). A USB Type A header, USB 8, provides also USB 3.0 support. The onboard headers can be used to provide front side USB access with a cable (not included).


Back Panel USB4/5 (3.0) Pin Definitions			
Pin#	Definition Pin# Definition		Definition
1	VBUS	10	Power
2	D-	11	USB 2.0 Differential Pair
3	D+	12	
4	Ground	13	Ground of PWR Return
5	StdA_SSRX-	14	SuperSpeed Receiver
6	StdA_SSRX+	15	Differential Pair
7	GND_DRAIN	16	Ground for Signal Return
8	StdA_SSTX-	17	SuperSpeed Transmitter
9	StdA_SSTX+	18	Differential Pair

Type A USB8 (3.0) Pin Definitions				
Pin#	Definition Pin# Definition			
1	VBUS	5	SSRX-	
2	USB_N	6	SSRX+	
3	USB_P	7	Ground	
4	Ground	8	SSTX-	
		9	SSTX+	

Front Panel USB6/7 3.0 Header Pin Definitions			
Pin#	Definition	Pin#	Definition
1	VBUS	19	Power
2	Stda_SSRX-	18	USB3_RN
3	Stda_SSRX+	17	USB3_RP
4	Ground	16	Ground
5	Stda_SSTX-	15	USB3_TN
6	Stda_SSTX+	14	USB3_TP
7	Ground	13	Ground
8	D-	12	USB_N
9	D+	11	USB_P
10		х	



- 1. USB 0/1
- 2. USB 2/3
- 3. USB 4/5 (USB 3.0)
- 4. USB 6/7 (USB 3.0)
- 5. Type A USB 8 (USB 3.0)



#### Unit Identifier Switch/UID LED Indicator


A rear Unit Identifier (UID) switch (JUIDB1) and an rear LED Indicator (LED2) are located on the rear side of the system. The front UID LED is located on Pin 7 of the Front Control Panel (JF1). When you press the UID switch, both front and rear UID LED indicators will be turned on. Press the UID switch again to turn off the LEDs. The UID Indicators provide easy identification of a system unit that may be in need of service.



**Note:** UID can also be triggered via IPMI on the motherboard. For more information on IPMI, please refer to the IPMI User's Guide posted on our website at http://www.supermicro.com.


UID Switch Pin Definitions	
Pin#	Definition
1	Ground
2	Ground
3	Button In
4	Button In

UID LED Pin Definitions		
Color Status		
Blue: On Unit Identified		




#### **IPMI LAN Port**

An IPMI\_Dedicated LAN that supports Gigabit LAN is located next to USB 0/1 ports on the back panel. This LAN port is supported by the onboard AST2500 BMC and accepts an RJ45 type cable. Refer to the LED Indicator Section for LAN LED information.



- 1. UID
- 2. IPMI LAN
- 3. Front UID LED
- 4. LED2





## 2.6 Front Control Panel

JF1 contains header pins for various buttons and indicators that are normally located on a control panel at the front of the chassis. These connectors are designed specifically for use with Supermicro chassis. See the figure below for the descriptions of the front control panel buttons and LED indicators.





Figure 2-3. JF1 Header Pins



#### **NMI** Button

The non-maskable interrupt button header is located on pins 19 and 20 of JF1. Refer to the table below for pin definitions.

Power LED Pin Definitions (JF1)	
Pin#	Definition
19	NMI
20 Ground	

#### **Power LED**


The Power LED connection is located on pins 15 and 16 of JF1. Refer to the table below for pin definitions.

Power LED Pin Definitions (JF1)		
Pin#	Definition	
15	Vcc	
16 FP PWR LED		

#### **HDD LED**

The HDD LED connection is located on pins 13 and 14 of JF1. Attach a cable here to indicate the status of HDD-related activities, including IDE, SATA activities. See the table below for pin definitions.

Power LED Pin Definitions (JF1)	
Pin#	Definition
13	Vcc
14 HDD LED	



- 1. NMI
- 2. FP PWR LED
- 3. HDD LED

#### NIC1/NIC2 (LAN1/LAN2)

The NIC (Network Interface Controller) LED connection for LAN port 1 is located on pin 12 of JF1, and LAN port 2 is on pin 10. Attach the NIC LED cables here to display network activity. Refer to the table below for pin definitions.

LAN1/LAN2 LED Pin Definitions (JF1)	
Pin#	Definition
10	NIC2 Activity LED
12 NIC1 Activity LED	

#### UID/Overheat (OH)/Fan Fail


Connect an LED cable to UID/OH/Fan Fail connections on pins 7 and 8 of JF1 to provide front UID LED indication and warnings for chassis overheat/fan failure. Refer to the table below for pin definitions.

Reset Button Pin Definitions (JF1)	
Pin#	Definition
7	Front UID LED
8	OH/Fan Fail LED

#### **Power Fail LED**

The Power Fail LED connection is located on pins 5 and 6 of JF1. Refer to the table below for pin definitions.

Power Fail LED Pin Definitions (JF1)	
Pin#	Definition
5	3.3V
6	PWR Supply Fail



- 1. NIC1 LED
- 2. NIC2 LED
- 3. Front UID LED
- 4. OH/Fan Fail LED
- 5. PWR Fail LED

#### **Reset Button**


The Reset Button connection is located on pins 3 and 4 of JF1. Attach it to a hardware reset switch on the computer case to reset the system. Refer to the table below for pin definitions.

Reset Button Pin Definitions (JF1)	
Pin#	Definition
3	Reset
4	Ground

#### **Power Button**

The Power Button connection is located on pins 1 and 2 of JF1. Momentarily contacting both pins will power on/off the system. This button can also be configured to function as a suspend button (with a setting in the BIOS - see Chapter 4). To turn off the power in the suspend mode, press the button for at least 4 seconds. Refer to the table below for pin definitions.

Power Button Pin Definitions (JF1)	
Pin# Definition	
1	Signal
2	Ground



- 1. Reset Button
- 2. Power Button

#### 2.7 Connectors

#### **Power Connections**


#### **Main ATX Power Supply Connector**

The primary power supply connector (JPWR1) meets the ATX SSI EPS 24-pin specification. You must also connect the 8-pin (JPWR2/JPWR3) and 4-pin (JPWR4) CPU power connectors to your power supply.

**Warning:** To provide adequate power to your system and to avoid damaging the power supply or the motherboard, be sure to connect all power connectors mentioned above to the power supply. Failure in doing so may void the manufacturer warranty on your power supply and motherboard.

ATX Power 24-pin Connector Pin Definitions			
Pin#	Definition	Pin#	Definition
13	+3.3V	1	+3.3V
14	NC	2	+3.3V
15	Ground	3	Ground
16	PS_ON	4	+5V
17	Ground	5	Ground
18	Ground	6	+5V
19	Ground	7	Ground
20	Res (NC)	8	PWR_OK
21	+5V	9	5VSB
22	+5V	10	+12V
23	+5V	11	+12V
24	Ground	12	+3.3V

12V 8-pin PWR Connector Pin Definitions		
Pins Definition		
1 through 4	Ground	
5 through 8 +12V		



- 1. 24-pin ATX PWR (JPWR1) (Required)
- 8-pin Processor PWR (JPWR2) (Required)
- 8-pin Processor PWR (JPWR3) (Required)
- 4. 4-pin Processor PWR
   (JPWR4) (Required)

#### **Headers**

#### **Fan Headers**


There are eight fan headers on the motherboard. These are 4-pin fan headers; pins 1-3 are backward compatible with traditional 3-pin fans. The onboard fan speeds are monitored and controlled by BMC. Use 4-pin fan headers for fan speed control support.

Fan Header Pin Definitions	
Pin# Definition	
1	Ground (Black)
2 +12V (Red)	
3 Tachometer	
4	PWM Control

#### Internal Speaker/Buzzer

The Internal Speaker/Buzzer (SP1) is used to provide audible indications for various beep codes. See the table below for pin definitions.

Internal Buzzer Pin Definitions		
Pin# Definition		
1	Pos (+)	Beep In
2	Neg (-)	Alarm Speaker




- 1. FAN1
- 2. FAN2
- 3. FAN3
- 4. FAN4
- 5. FAN5
- 6. FAN6
- 7. FANA
- 8. FANB
- 9. FANC
- 10. FAND
- 11. Internal Speaker

## Host Fabric Interface (HFI) Carrier Card Sideband Headers (for the F Model CPU Only)

Two Host Fabric Interface (HFI) carrier card headers are located at JHFI1/JHFI2 on the motherboard. The JHFI headers are used when the F model processor is installed on the CPU socket on the motherboard. Use an HFI sideband cable to connect the carrier card to the JHFI headers, and use an appropriate IFP (Internal-Faceplate-to-Processor) cable (optional) to connect the carrier card to the F model processor to enhance system performance (See Note below). See page 34 for the installation instructions. Please note that in a dual-processor system, JHFI1 is used for CPU1, and JHFI2 is for CPU2. Refer to the table below for the pin-out descriptions.

**Note:** For the HFI carrier card to function properly, please purchase the appropriate IFP cable from Supermicro. Please refer to Supermicro's website at www.supermicro. com for the part number of the IFP cable specified for your system.

HFI Carrier Card Sideband Header Pin Definitions			
Pin#	Definition	Pin#	Definition
1	Ground	2	SMB_HFI_0_SCL
3	HFI0_MODPRST_N	4	SMB_HFI_0_SDA
5	LED_HFI0_N	6	HFI0_RESET_N
7	Ground	8	HFI0_INT_N
9	Ground	10	SMB_HFI_1_SCL
11	HFI1_MODPRST_N	12	SMB_HFI_1_SDA
13	LED_HFI1_N	14	HFI1_RESET_N
15	Ground	16	HFI1_INT_N
17	Reserved	18	P3V3
19	P2V5_PWRGD	20	P3V3
21	P2V5	22	PCIe_SMBCLK
23	Ground	24	PCIe_SMBDAT



- 1. JHFI1 (for CPU1)
- 2. JHFI2 (for CPU2)

#### S-SGPIO Header

A Serial General Purpose Input/Output header (S-SGPIO) is located on the motherboard. This header is used to communicate with the enclosure management chip on the backplane. See the table below for pin definitions.


SGPIO Header Pin Definitions				
Pin# Definition Pin# Definition				
1	NC	2	NC	
3	Ground	4	DATA Out	
5	Load	6	Ground	
7	Clock 8 NC			

NC = No Connection

#### **Disk-On-Module Power Connector**

The Disk-On-Module (DOM) power connectors at JSD1 and JSD2 provide 5V power to a solid-state DOM storage devices connected to one of the SATA ports. See the table below for pin definitions.

DOM Power Pin Definitions		
Pin# Definition		
1	5V	
2	Ground	
3	Ground	



- 1. S-SGPIO
- 2. JSD1
- 3. JSD2

#### **TPM Header**


The JTPM1 header is used to connect a Trusted Platform Module (TPM)/Port 80, which is available from a third-party vendor. A TPM/Port 80 connector is a security device that supports encryption and authentication in hard drives. It allows the motherboard to deny access if the TPM associated with the hard drive is not installed in the system. See the table below for pin definitions.

Trusted Platform Module/Port 80 Header Pin Definitions			
Pin#	Pin# Definition Pin# Definition		
1	P3V3	2	SPI_TPM_CS_N
3	PCIE_RESET_N#	4	SPI_PCH_MISO
5	SPI_PCH_CLK#	6	Ground
7	SPI_PCH_MOSI	8	N/A
9	JTPM1_P3V3A	10	IRQ_TPM_SPIN_N

#### **Chassis Intrusion**

A Chassis Intrusion header is located at JL1 on the motherboard. Attach the appropriate cable from the chassis to the header to inform you when the chassis is opened.

Chassis Intrusion Pin Definitions	
Pins Definition	
1	Intrusion Input
2 Ground	



- 1. TPM/Port 80 Header
- 2. Chassis Intrusion

#### 4-pin BMC External I<sup>2</sup>C Header


A System Management Bus header for IPMI 2.0 is located at JIPMB1. Connect a cable to this header to use the IPMB I<sup>2</sup>C connection on your system. See the table below for pin definitions.

External I <sup>2</sup> C Header Pin Definitions		
Pin# Definition		
1	Data	
2	Ground	
3 Clock		
4 No Connection		

#### Power SMB (I<sup>2</sup>C) Header

Power System Management Bus (I<sup>2</sup>C) header at JPI<sup>2</sup>C1 monitors the power supply input/output voltages, fans, temperatures, and status. Refer to the table below for pin definitions.

Power SMB Header Pin Definitions		
Pin# Definition		
1	Clock	
2	Data	
3 Power Fail		
4 Ground		
5 +3.3V		




- 1. BMC External I<sup>2</sup>C Header
- 2. Power SMB Header

#### I-SATA 3.0 and S-SATA 3.0 Ports

The X11DPX-T has eight I-SATA 3.0 ports (I-SATA0~3, I-SATA4~7) which are supported by the Intel® C621 chipset. In addition, it also has two S-SATA 3.0 ports (S-SATA0/ S-SATA1) that are supported by the Intel® SCU. S-SATA0/1 can be used with Supermicro SuperDOMs which are yellow SATA DOM connectors with power pins built in, and do not require external power cables. Supermicro SuperDOMs are backward-compatible with regular SATA HDDs or SATA DOMs that need external power cables. All these SATA ports provide serial-link signal connections, which are faster than the connections of Parallel ATA.

SATA 3.0 Port Pin Definitions		
Pin#	Pin# Signal	
1	Ground	
2	SATA_TXP	
3	SATA_TXN	
4	Ground	
5	SATA_RXN	
6	SATA_RXP	
7	Ground	




- 1. I-SATA0-3
- 2. I-SATA4-7
- 3. S-SATA0
- 4. S-SATA1

## **RAID Key Header**

A RAID\_Key header is located at JRK1 on the motherboard. RAID key is used to support the NVMe SSD. Please refer to the layout below for the location.

RAID Key Header Pin Definitions		
Pin# Definition		
1	Ground	
2	RAID_KEY_PU	
3	Ground	
4	PCH_RAID_KEY	




## 1. RAID Key

#### **NVMe SMBus Headers**

NVMe SMBus (I²C) headers (JNVI²C1/JNVI²C2), used for PCI-E SMBus clock and data connections, provide hot-plug support via a dedicated SMBus interface. This feature is only available for a Supermicro complete system with an SMCI-proprietary NVMe add-on card and cable installed. Also, JNVI²C1 and JNVI²C2 are VPP headers for NVMe add-on cards. See the table below for pin definitions.

NVMe SMBus Header Pin Definitions		
Pin#	Definition	
1	Data	
2	Ground	
3	Clock	
4	VCCIO	



1. NVMe I<sup>2</sup>C Header


#### **Standby Power**


The standby power header is located at JSTBY1 on the motherboard. Refer to the table below for pin definitions.


Standby Power Pin Definitions		
Pin# Definition		
1	+5V Standby	
2	Ground	
3	No Connection	

#### PCI-E M.2 Slot

The motherboard has one PCI-E M.2 slot. The M.2, formerly known as Next Generation Form Factor (NGFF) replaces a mini PCI-E slot. The M.2 allows for a variety of card sizes and offers increased functionality and spatial efficiency. The M.2 socket on the motherboard supports PCI-E 3.0 x4 (32 Gb/s) SSD cards in the 2260, 2280 and 22110 form factors.








- 1. Standby Power
- 2. M.2 Slot

#### **NC-SI Header for IPMI Support**

A Network-Controller Sideband Interface (NC-SI) header is located at JNCSI1 on the motherboard. Connect an appropriate cable from this header to an add-on card to provide the out-of-band (sideband) connection between the onboard Baseboard Management Controller (BMC) and a Network Interface Controller (NIC) for remote management. For the network sideband interface to work properly, you will need to use a NIC add-on card that supports NC-SI and also need to have a special cable. Please contact Supermicro at www.supermicro. com to purchase the cable for this header. Refer to the table below for pin definitions.

NC-SI Header for IPMI Support Pin Definitions			
Pin#	Definition	Pin#	Definition
1	CLK_50MHz	2	Ground
3	NCSI_CRS_DV	4	Ground
5	NCSI_RXD0	6	Ground
7	NCSI_RXD1	8	Ground
9	NCSI_TXD0	10	Ground
11	NCSI_TXD1	12	Ground
13	NCSI_TX_EX	14	NCSI_PRESENT_N
15	NC	16	NC
17	5V STBY	18	5V STBY
19	5V STBY	20	5V STBY
21	5V STBY	22	NC



1. NC-SI Header for IPMI Support (JNCSI1)

#### **Inlet Sensor Header**


This header (JSEN1) allows BMC to monitor thermal inlet temperature. A special module is required. Please contact Supermicro at www.supermicro.com to purchase the module for this header. Refer to the table below for pin definitions.

Inlet Sensor Header Pin Definitions		
Pin# Definition		
1	SMBDAT	
2	Ground	
3	SMBCLK	
4	3.3V STBY	

#### **HFI Debug Port for Fabric CPU (JTAG\_HFI1)**

This connector (JTAG\_HFI1) is the JTAG port and provides miscellaneous signals connectivity requirements of the Fabric CPU debug port. Refer to the table below for pin definitions.

HFI Debug Port for Fabric CPU Pin Definitions				
Pin#	Pin# Definition Pin# Definition			
1	CD_TCK	2	Ground	
3	CD_TDO	4	VCCH	
5	CD_TMS	6	CD_TRST_N	
7	CPU_PWRGD	8	NC	
9	CD_TDI	10	Ground	




- 1. Inlet Sensor Header (JSEN1)
- 2. HFI Debug Port for Fabric CPU (JTAG\_HFI1)

## 2.8 Jumper Settings

## **How Jumpers Work**

To modify the operation of the motherboard, jumpers can be used to choose between optional settings. Jumpers create shorts between two pins to change the function of the connector. Pin 1 is identified with a square solder pad on the printed circuit board. See the diagram below for an example of jumping pins 1 and 2. Refer to the motherboard layout page for jumper locations.

Note: On two-pin jumpers, "Closed" means the jumper is on and "Open" means the jumper is off the pins.



#### **CMOS Clear**

JBT1 is used to clear CMOS, which will also clear any passwords. Instead of pins, this jumper consists of contact pads to prevent accidentally clearing the contents of CMOS.

#### To Clear CMOS

- 1. First power down the system and unplug the power cord(s).
- 2. Remove the cover of the chassis to access the motherboard.
- 3. Remove the onboard battery from the motherboard.
- 4. Short the CMOS pads with a metal object such as a small screwdriver for at least four seconds.
- 5. Remove the screwdriver (or shorting device).
- 6. Replace the cover, reconnect the power cord(s), and power on the system.

Note: Clearing CMOS will also clear all passwords.

Do not use the PW ON connector to clear CMOS.




#### Watch Dog

JWD1 controls the Watch Dog function. Watch Dog is a monitor that can reboot the system when a software application hangs. Jumping pins 1-2 will cause Watch Dog to reset the system if an application hangs. Jumping pins 2-3 will generate a non-maskable interrupt signal for the application that hangs. Watch Dog must also be enabled in BIOS. The default setting is Reset.

**Note:** When Watch Dog is enabled, the user needs to write their own application software to disable it.

Watch Dog Jumper Settings		
Jumper Setting Definition		
Pins 1-2	Reset	
Pins 2-3	NMI	
Open Disabled		



- 1. Watch Dog
- 2. CMOS Clear

#### **Manufacturing Mode Select**


Close JPME2 to bypass SPI flash security and force the system to use the Manufacturing Mode, which will allow you to flash the system firmware from a host server to modify system settings. See the table below for jumper settings.

Manufacturing Mode Select Jumper Settings		
Jumper Setting Definition		
Pins 1-2	Normal (Default)	
Pins 2-3 Manufacturing Mode		

#### VRM\_I2C Jumper

Set this jumper (JVRM\_SEL1) to Normal (Default) to allow BMC to access VRM controllers. Set this jumper to short pins 2-3 to have VRM code updated by PCH. See the table below for jumper settings.

VRM_I2C Jumper Settings		
Jumper Setting Definition		
Pins 1-2	Normal (Default)	
Pins 2-3	VRM Program	




- 1. Manufacturing Mode Select
- 2. VRM\_I2C Jumper (JVRM\_ SEL1)

## 10Gb LAN1/2 Enable/Disable

JPTG1 allows you to enable or disable the 10Gb LAN1/2. The default setting is Enabled.

10Gb LAN Enable/Disable Jumper Settings		
Jumper Setting	Definition	
Pins 1-2	Enabled	
Pins 2-3 Disabled		



1. 10Gb LAN1/2 Enable/ Disable

## 2.9 LED Indicators

#### **IPMI-Dedicated LAN LEDs**

A dedicated IPMI LAN is also included on the motherboard. The amber LED on the right of the IPMI LAN port indicates activity, while the green LED on the left indicates the speed of the connection. See the table below for more information.




IPMI LAN LEDs			
Color	Status	Definition	
Off	Off	No Connection	
Green: Solid	Link/Speed (Left)	100 Mb/s	
Amber Blinking	Activity (Right)	Active	


#### **Unit ID LED**

A rear UID LED indicator at LED2 is located near the UID switch on the I/O back panel. This UID indicator provides easy identification of a system unit that may need service.

UID LED LED Indicator	
LED Color	Definition
Blue: On	Unit Identified



- 1. IPMI-Dedicated LAN LED
- 2. UID LED




#### **Onboard Power LED**


LEDPWR is an Onboard Power LED. When this LED is lit, it means that power is present on the motherboard. In suspend mode, this LED will blink on and off. Be sure to turn off the system and unplug the power cord(s) before removing or installing components.

Onboard Power LED Indicator	
LED Color	Definition
Off	System Off
	(power cable not
	connected)
Green	System On

#### **BMC Heartbeat LED**

LEDBMC is the BMC heartbeat LED. When the LED is blinking green, BMC is functioning normally. See the table below for the LED status.





- 1. Onboard Power LED
- 2. BMC Heartbeat LED

## **Chapter 3**

## **Troubleshooting**

## 3.1 Troubleshooting Procedures

Use the following procedures to troubleshoot your system. If you have followed all of the procedures below and still need assistance, refer to the 'Technical Support Procedures' and/or 'Returning Merchandise for Service' section(s) in this chapter. <u>Always disconnect the AC power cord before adding, changing or installing any non hot-swap hardware components</u>.

#### **Before Power On**

- 1. Check that the power LED on the motherboard is on.
- 2. Make sure that the power connector is connected to your power supply.
- 3. Make sure that no short circuits exist between the motherboard and chassis.
- 4. Disconnect all cables from the motherboard, including those for the keyboard and mouse.
- 5. Remove all add-on cards.
- Install a CPU, a heatsink\*, and connect the internal speaker and the power LED to the motherboard. Check all jumper settings as well. (Make sure that the heatsink is fully seated.)
- 7. Use the correct type of onboard CMOS battery (CR2032) as recommended by the manufacturer. To avoid possible explosion, do not install the CMOS battery upside down.

#### No Power

- 1. Make sure that no short circuits exist between the motherboard and the chassis.
- 2. Verify that all jumpers are set to their default positions.
- 3. Check that the 115V/230V switch on the power supply is properly set.
- 4. Turn the power switch on and off to test the system.
- 5. The battery on your motherboard may be old. Check to verify that it still supplies ~3VDC. If it does not, replace it with a new one.

## No Video

- 1. If the power is on but you have no video, remove all the add-on cards and cables.
- 2. Use the speaker to determine if any beep codes exist. Refer to Appendix A for details on beep codes.

## **System Boot Failure**

If the system does not display POST (Power-On-Self-Test) or does not respond after the power is turned on, check the following:

- 1. Check for any error beep from the motherboard speaker.
- If there is no error beep, try to turn on the system without DIMM modules installed. If there is still no error beep, replace the motherboard.
- If there are error beeps, clear the CMOS settings by unplugging the power cord and contacting both pads on the CMOS Clear Jumper (JBT1). Refer to chapter 2.
- 2. Remove all components from the motherboard, especially the DIMM modules. Make sure that system power is on and that memory error beeps are activated.
- Turn on the system with only one DIMM module installed. If the system boots, check for bad DIMM modules or slots by following the Memory Errors Troubleshooting procedure in this Chapter.

## **Memory Errors**

- 1. Make sure that the DIMM modules are properly and fully installed.
- Confirm that you are using the correct memory. Also, it is recommended that you use
  the same memory type and speed for all DIMMs in the system. <u>See Section 2.4 for
  memory details</u>.
- 3. Check for bad DIMM modules or slots by swapping modules between slots and noting the results.
- 4. Check the power supply voltage 115V/230V switch.

## Losing the System's Setup Configuration

- Make sure that you are using a high quality power supply. A poor quality power supply
  may cause the system to lose the CMOS setup information. Refer to Section 1.6 for
  details on recommended power supplies.
- 2. The battery on your motherboard may be old. Check to verify that it still supplies ~3VDC. If it does not, replace it with a new one.
- 3. If the above steps do not fix the setup configuration problem, contact your vendor for repairs.

## When the System Becomes Unstable

#### A. If the system becomes unstable during or after OS installation, check the following:

- 1. CPU/BIOS support: Make sure that your CPU is supported and that you have the latest BIOS installed in your system.
- 2. Memory support: Make sure that the memory modules are supported by testing the modules using memtest86 or a similar utility.
  - **Note**: Refer to the product page on our website at http:\\www.supermicro.com for memory and CPU support and updates.
- 3. HDD support: Make sure that all hard disk drives (HDDs) work properly. Replace the bad HDDs with good ones.
- 4. System cooling: Check the system cooling to make sure that all heatsink fans and CPU/ system fans, etc., work properly. Check the hardware monitoring settings in the IPMI to make sure that the CPU and system temperatures are within the normal range. Also check the front panel Overheat LED and make sure that it is not on.
- Adequate power supply: Make sure that the power supply provides adequate power to the system. Make sure that all power connectors are connected. Please refer to our website for more information on the minimum power requirements.
- 6. Proper software support: Make sure that the correct drivers are used.

#### B. If the system becomes unstable before or during OS installation, check the following:

- 1. Source of installation: Make sure that the devices used for installation are working properly, including boot devices such as CD.
- 2. Cable connection: Check to make sure that all cables are connected and working properly.

- 3. Using the minimum configuration for troubleshooting: Remove all unnecessary components (starting with add-on cards first), and use the minimum configuration (but with a CPU and a memory module installed) to identify the trouble areas. Refer to the steps listed in Section A above for proper troubleshooting procedures.
- 4. Identifying bad components by isolating them: If necessary, remove a component in question from the chassis, and test it in isolation to make sure that it works properly. Replace a bad component with a good one.
- 5. Check and change one component at a time instead of changing several items at the same time. This will help isolate and identify the problem.
- 6. To find out if a component is good, swap this component with a new one to see if the system will work properly. If so, then the old component is bad. You can also install the component in question in another system. If the new system works, the component is good and the old system has problems.

## 3.2 Technical Support Procedures

Before contacting Technical Support, please take the following steps. Also, note that as a motherboard manufacturer, we do not sell directly to end-users, so it is best to first check with your distributor or reseller for troubleshooting services. They should know of any possible problem(s) with the specific system configuration that was sold to you.

- Please review the 'Troubleshooting Procedures' and 'Frequently Asked Questions' (FAQs) sections in this chapter or see the FAQs on our website before contacting Technical Support.
- 2. BIOS upgrades can be downloaded from our website. **Note:** Not all BIOS can be flashed depending on the modifications to the boot block code.
- 3. If you still cannot resolve the problem, include the following information when contacting us for technical support:
- Motherboard model and PCB revision number
- BIOS release date/version (this can be seen on the initial display when your system first boots up)
- · System configuration

An example of a Technical Support form is posted on our website.

<u>Distributors</u>: For immediate assistance, please have your account number ready when contacting our technical support department by e-mail.

## 3.3 Frequently Asked Questions

Question: What type of memory does my motherboard support?

**Answer:** This motherboard supports up to 2TB of Load Reduced DIMM (LRDIMM), 3D LRDIMM, Non-Volatile DIMM (NV-DIMM) DDR4 (288-pin) ECC of up to 2666 MHz modules in 16 slots. See Section 2.4 for details on installing memory.

Question: How do I update my BIOS?

Answer: It is recommended that you <u>do not</u> upgrade your BIOS if you are not experiencing any problems with your system. Updated BIOS files are located on our website at <a href="http://www.supermicro.com">http://www.supermicro.com</a>. Please check our BIOS warning message and the information on how to update your BIOS on our website. Select your motherboard model and download the BIOS file to your computer. Also, check the current BIOS revision to make sure that it is newer than your BIOS before downloading. You can choose from the zip file and the .exe file. If you choose the zip BIOS file, please unzip the BIOS file onto a bootable USB device. Run the batch file using the format FLASH.BAT filename.rom from your bootable USB device to flash the BIOS. Then, your system will automatically reboot.

Question: Why can't I turn off the power using the momentary power on/off switch?

**Answer:** The instant power off function is controlled in the BIOS by the Power Button Mode setting. When the On/Off feature is enabled, the motherboard will have instant off capabilities as long as the BIOS has control of the system. When the Standby or Suspend feature is enabled or when the BIOS is not in control such as during memory count (the first screen that appears when the system is turned on), the momentary on/off switch must be held for more than four seconds to shut down the system. This feature is required to implement the ACPI features on the motherboard.

# 3.4 Battery Removal and Installation

# **Battery Removal**

To remove the onboard battery, follow the steps below:


- 1. Power off your system and unplug your power cable.
- 2. Locate the onboard battery as shown below.
- 3. Using a tool such as a pen or a small screwdriver, push the battery lock outwards to unlock it. Once unlocked, the battery will pop out from the holder.
- 4. Remove the battery.


# **Proper Battery Disposal**

Please handle used batteries carefully. Do not damage the battery in any way; a damaged battery may release hazardous materials into the environment. Do not discard a used battery in the garbage or a public landfill. Please comply with the regulations set up by your local hazardous waste management agency to dispose of your used battery properly.

# **Battery Installation**

- 1. To install an onboard battery, follow the steps 1 & 2 above and continue below:
- 2. Identify the battery's polarity. The positive (+) side should be facing up.
- 3. Insert the battery into the battery holder and push it down until you hear a click to ensure that the battery is securely locked.





# 3.5 Returning Merchandise for Service

A receipt or copy of your invoice marked with the date of purchase is required before any warranty service is rendered. You can obtain service by calling your vendor for a Returned Merchandise Authorization (RMA) number. When returning to the manufacturer, the RMA number should be prominently displayed on the outside of the shipping carton and mailed prepaid or hand-carried. Shipping and handling charges will be applied for all orders that must be mailed when service is complete.

For faster service, RMA authorizations may be requested online (http://www.supermicro.com/support/rma/).

This warranty only covers normal consumer use and does not cover damages incurred in shipping or from failure due to the alteration, misuse, abuse or improper maintenance of products.

During the warranty period, contact your distributor first for any product problems.

# **Chapter 4**

## **BIOS**

### 4.1 Introduction

This chapter describes the AMIBIOS™ Setup utility for the X11DPX-T motherboard. The BIOS is stored on a chip and can be easily upgraded using a flash program.



**Note:** Due to periodic changes to the BIOS, some settings may have been added or deleted and might not yet be recorded in this manual. Please refer to the Manual Download area of our website for any changes to BIOS that may not be reflected in this manual.

# **Starting the Setup Utility**

To enter the BIOS Setup Utility, hit the <Delete> key while the system is booting up. (In most cases, the <Delete> key is used to invoke the BIOS setup screen. There are a few cases when other keys are used, such as <F1>, <F2>, etc.) Each main BIOS menu option is described in this manual.


The Main BIOS screen has two main frames. The left frame displays all the options that can be configured. "Grayed-out" options cannot be configured. The right frame displays the key legend. Above the key legend is an area reserved for a text message. When an option is selected in the left frame, it is highlighted in white. Often a text message will accompany it. (Note that the AMI BIOS has default text messages built in. We retain the option to include, omit, or change any of these text messages.) Settings printed in **Bold** are the default values.

A " ▶" indicates a submenu. Highlighting such an item and pressing the <Enter> key will open the list of settings within that submenu.

The BIOS setup utility uses a key-based navigation system called hot keys. Most of these hot keys (<F1>, <F2>, <F3>, <F4>, <Enter>, <ESC>, <Arrow> keys, etc.) can be used at any time during the setup navigation process.

# 4.2 Main Setup

When you first enter the AMI BIOS setup utility, you will enter the Main setup screen. You can always return to the Main setup screen by selecting the Main tab on the top of the screen. The Main BIOS setup screen is shown below. The following Main menu items will be displayed:



### System Date/System Time

Use this option to change the system date and time. Highlight *System Date* or *System Time* using the arrow keys. Enter new values using the keyboard. Press the <Tab> key or the arrow keys to move between fields. The date must be entered in MM/DD/YYYY format. The time is entered in HH:MM:SS format.

**Note:** The time is in the 24-hour format. For example, 5:30 P.M. appears as 17:30:00. The date's default value is 01/01/2015 after RTC reset.

### Supermicro X11DPX-T

### **BIOS Version**

This item displays the version of the BIOS ROM used in the system.

### **Build Date**

This item displays the date when the version of the BIOS ROM used in the system was built.

### **CPLD Version**

This item displays the Complex Programmable Logic Device version.


# **Memory Information**

# **Total Memory**

This item displays the total size of memory available in the system.

# 4.3 Advanced Setup Configurations

Use the arrow keys to select Boot Setup and press <Enter> to access the submenu items.



**Warning**: Take caution when changing the Advanced settings. An incorrect value, a very high DRAM frequency, or an incorrect DRAM timing setting may make the system unstable. When this occurs, revert to the default to the manufacture default settings.

### **▶**Boot Feature

### **Quiet Boot**

Use this feature to select the screen display between the POST messages and the OEM logo upon bootup. Select Disabled to display the POST messages. Select Enabled to display the OEM logo instead of the normal POST messages. The options are Disabled and **Enabled**.

### **Option ROM Messages**

Use this feature to set the display mode for the Option ROM. Select Keep Current to display the current AddOn ROM setting. Select Force BIOS to use the Option ROM display set by the system BIOS. The options are **Force BIOS** and Keep Current.

### **Bootup NumLock State**

Use this feature to set the Power-on state for the <Numlock> key. The options are **On** and Off.

### Wait For "F1" If Error

Use this feature to force the system to wait until the 'F1' key is pressed if an error occurs. The options are Disabled and **Enabled**.

### **INT19 Trap Response**

Interrupt 19 is the software interrupt that handles the boot disk function. When this item is set to Immediate, the ROM BIOS of the host adaptors will "capture" Interrupt 19 at bootup immediately and allow the drives that are attached to these host adaptors to function as bootable disks. If this item is set to Postponed, the ROM BIOS of the host adaptors will not capture Interrupt 19 immediately and allow the drives attached to these adaptors to function as bootable devices at bootup. The options are **Immediate** and Postponed.

### **Re-try Boot**

If this item is enabled, the BIOS will automatically reboot the system from a specified boot device after its initial boot failure. The options are **Disabled**, Legacy Boot, and EFI Boot.

### **Install Windows 7 USB support**

Enable this feature to use the USB keyboard and mouse during the Windows 7 installation, since the native XHCl driver support is unavailable. Use a SATA optical drive as a USB drive. USB CD/DVD drives are not supported. Disable this feature after the XHCl driver has been installed in Windows. The options are **Disabled** and Enabled.

### Port 61h Bit-4 Emulation

Select Enabled to support the emulation of Port 61h bit-4 toggling in SMM (System Management Mode). The options are **Disabled** and Enabled.

### **Power Configuration**

### **Watch Dog Function**

If enabled, the Watch Dog Timer will allow the system to reset or generate NMI based on jumper settings when it is expired for more than 5 minutes. The options are **Disabled** and Enabled.

### **Restore on AC Power Loss**

Use this feature to set the power state after a power outage. Select Stay-Off for the system power to remain off after a power loss. Select Power-On for the system power to be turned on after a power loss. Select Last State to allow the system to resume its last power state before a power loss. The options are Stay Off, Power On, and Last State.

### **Power Button Function**

This feature controls how the system shuts down when the power button is pressed. Select 4 Seconds Override for the user to power off the system after pressing and holding the power button for 4 seconds or longer. Select Instant Off to instantly power off the system as soon as the user presses the power button. The options are **Instant Off** and 4 Seconds Override.

### Throttle on Power Fail

Throttling improves reliability and reduces power consumption in the processor via automatic voltage control during processor idle states. Select Enabled to decrease the system power by throttling CPU frequency when one power supply is failed. The options are **Disabled** and Enabled.

# **▶**CPU Configuration

This submenu displays the information of the CPU as detected by the BIOS. It also allows the user to configuration CPU settings:

- Processor BSP Revision
- · Processor Socket
- Processor ID
- Processor Frequency
- Processor Max Ration
- Processor Min Ration
- Microcode Revision
- L1 Cache RAM
- L2 Cache RAM
- L3 Cache RAM
- Processor 0 Version
- Processor 1 Version

### Hyper-Threading [All] (Available when supported by the CPU)

Select Enabled to support Intel® Hyper-threading Technology to enhance CPU performance. The options are Disable and **Enable**.

### Execute Disable Bit (Available if supported by the OS & the CPU)

Select Enable to enable the Execute-Disable Bit which will allow the processor to designate areas in the system memory where an application code can execute and where it cannot, thus preventing a worm or a virus from flooding illegal codes to overwhelm the processor or damage the system during an attack. (Please refer to Intel's website for more information.) The options are Disable and **Enable**.

### Intel Virtualization Technology (Available when supported by the CPU)

Select Enable to use Intel® Virtualization Technology so that I/O device assignments will be reported directly to the VMM (Virtual Memory Management) through the DMAR ACPI Tables. This feature offers fully-protected I/O resource-sharing across the Intel® platforms, providing the user with greater reliability, security and availability in networking and data-sharing. The options are Disable and **Enable**.

**Note:** If a change is made to this setting, you will need to reboot the system for the change to take effect. Refer to Intel's website for detailed information.

### **PPIN Control**

Select Unlock/Enable to use the Protected-Processor Inventory Number (PPIN) in the system. The options are Unlock/Disable and **Unlock/Enable**.

### Hardware Prefetcher (Available when supported by the CPU)

If this item is set to Enable, the hardware prefetcher will prefetch streams of data and instructions from the main memory to the L2 cache to improve CPU performance. The options are **Enable** and Disable.

### Adjacent Cache Prefetch (Available when supported by the CPU)

The CPU prefetches the cache line for 64 bytes if this feature is set to Disable. The CPU prefetches both cache lines for 128 bytes as comprised if this feature is set to **Enable**. The options are **Enable** and Disable.

### DCU Streamer Prefetcher (Available when supported by the CPU)

Select Enabled to enable Intel® CPU Advanced Encryption Standard (AES) Instructions for CPU to enhance data integrity. The options are **Enable** and Disable.

### DCU IP Prefetcher (Available when supported by the CPU)

If this feature is set to Enable, the DCU (Data Cache Unit) IP prefetcher will prefetch IP addresses in advance to improve network connectivity and system performance. The options are **Enable** and Disable.

### **LLC Prefetch**

Select Enable to support the LLC prefetch on all threads. The options are **Disable** and Enable.

### **Extended APIC**

Select Enable to use the extended APIC (Advanced Programmable Interrupt Control) support to enhance power management. The options are **Disable** and Enable.

#### **AES-NI**

Select Enable to use the Intel® Advanced Encryption Standard (AES) New Instructions (NI) to ensure data security. The options are Disable and **Enable**.

## ► Advanced Power Management Configuration

### **Power Technology**

Use this item to enable power management features. The options are Disable, **Energy Efficient**, and Custom. Select Energy Efficient to support power-saving mode. Select Custom to customize system power settings. Select Disable to disable power-saving settings.

### Power Performance Tuning (Available when Power Technology is set to Custom)

This feature allows the user to set whether the operating system or the BIOS controls the Energy Performance BIAS (EPB). The options are **OS Controls EPB** and BIOS Controls EPB.

# **ENERGY\_PERF\_BIAS\_CFG** Mode (Available when Power Performance Tuning is set to BIOS Controls EPB)

The Energy Performance BIAS (EPB) feature allows the user to configure CPU power and performance settings. Select Maximum Performance to set the highest performance. Select Performance to optimize performance over energy efficiency. Select Balanced Performance to prioritize performance optimization while conserving energy. Select Balanced Power to prioritize energy conservation while maintaining good performance. Select Power to optimize energy efficiency over performance. The options are Maximum Performance, Performance, Balanced Power, and Power.

# ► CPU P State Control (Available when Power Technology is set to Custom)

### SpeedStep (Pstates)

EIST (Enhanced Intel® SpeedStep™ Technology) allows the system to automatically adjust processor voltage and core frequency to reduce power consumption and heat dissipation. The options are Disable and **Enable**.

#### **EIST PSD Function**

This feature allows the user to change the P-State (Power-Performance State) coordination type. P-State is also known as "SpeedStep" for Intel® processors. Select HW ALL to

change the P-State coordination type for all hardware components only. Select SW\_ALL to change the P-State coordination type for all software installed in the system. Select SW\_ANY to change the P-State coordination type for a particular software program specified by the user in the system. The options are **HW\_ALL**, SW\_ALL, and SW\_ANY.

### Turbo Mode (Available when Intel® EIST Technology is enabled)

Select Enable to use the Turbo Mode to boost system performance. The options are Disable and **Enable**.

# ► Hardware PM State Control (Available when Power Technology is set to Custom)

#### Hardware P-States

This feature enables the hardware P-States support. The options are **Disable**, Native Mode, Out of Band Mode, and Native Mode with No Legacy Support.

# ► CPU C State Control (Available when Power Technology is set to Custom)

### **Autonomous Core C-State**

Use this feature to enable the autonomous core C-State control. The options are **Disable** and Enable.

### **CPU C6 report**

Select Enable to allow the BIOS to report the CPU C6 State (ACPI C3) to the operating system. During the CPU C6 State, the power to all cache is turned off. The options are Disable, Enable, and **Auto**.

### **Enhanced Halt State (C1E)**

Select Enable to use Enhanced Halt-State technology, which will significantly reduce the CPU's power consumption by reducing the CPU's clock cycle and voltage during a Halt-state. The options are Disable and **Enable**.

# ▶ Package C State Control (Available when Power Technology is set to Custom)

### Package C State

This feature allows the user to set the limit on the C-State package register. The options are C0/C1 state, C2 state, C6 (non Retention) state, C6 (Retention) state, No Limit, and **Auto**.

# ► CPU T State Control (Available when Power Technology is set to Custom)

### **Software Controlled T-States**

This feature enables the software controlled T-States support. The options are Disable and **Enable** 

# **▶**Chipset Configuration

**Warning:** Setting the wrong values in the following features may cause the system to malfunction.

### ► North Bridge

This feature allows the user to configure the following North Bridge settings.

### **▶**UPI Configuration

### **UPI** Configuration

The following information will be displayed:

- Number of CPU
- Number of IIO
- · Current UPI Link Speed
- Current UPI Link Frequency
- UPI Global MMIO Low Base/Limit
- UPI Global MMIO High Base/Limit
- UPI Pci-e Configuration Base/Size

### **Degrade Precedence**

Select **Topology Precedence** to degrade features if system options are in conflict. Select Feature Precedence to degrade topology if system options are in conflict. The options are **Topology Precedence** and Feature Precedence.

### Link L0p Enable

Select Enable for the QPI to enter the L0p state for power saving. The options are Disable, Enable, and **Auto**.

### Link L1 Enable

Select Enable for the QPI to enter the L1 state for power saving. The options are Disable, Enable, and **Auto**.

### IO Directory Cache (IODC)

Use this feature to enable the IO Directory Cache (IODC) support. The options are Disable, **Auto**, Enable for Remote InvItoM Hybrid Push, InvItoM AllocFlow, Enable for Remote InvItoM Hybrid AllocNonAlloc, and Enable for Remote InvItoM and Remote WViLF.

### **SNC**

Sub NUMA Clustering (SNC) is a feature that breaks up the Last Level Cache (LLC) into clusters based on address range. Each cluster is connected to a subset of the memory controller. Enabling SNC improves average latency and reduces memory access congestion to achieve higher performance. Select Auto for 1-cluster or 2-clusters depending on IMC interleave. Select Enable for Full SNC (2-clusters and 1-way IMC interleave). The options are **Disable**, Enable, and Auto.

### **XPT Prefetch**

XPT Prefetch is a feature that speculatively makes a copy to the memory controller of a read request being sent to the LLC. If the read request maps to the local memory address and the recent memory reads are likely to miss the LLC, a speculative read is sent to the local memory controller. The options are Disable and **Enable**.

### **KTI Prefetch**

KTI Prefetch is a feature that enables memory read to start early on a DDR bus, where the KTI Rx path will directly create a Memory Speculative Read command to the memory controller. The options are Disable and **Enable**.

### Local/Remote Threshold

This feature allows the user to set the threshold for the Interrupt Request (IRQ) signal, which handles hardware interruptions. The options are Disable, **Auto**, Low, Medium, and High.

### Stale AtoS

This feature optimizes A to S directory. When all snoop responses found in directory A are found to be Rspl, then all data is moved to directory S and is returned in S-state. The options are **Disable**, Enable, and Auto.

### **LLC Dead Line Alloc**

Select Enable to optimally fill dead lines in LLC. Select Disable to never fill dead lines in LLC. The options are Disable, **Enable**, and Auto.

### Isoc Mode

Select Enable to enable Isochronous support to meet QoS (Quality of Service) requirements. This feature is especially important for Virtualization Technology. The options are Disable, Enable, and **Auto**.

### **►**Memory Configuration

### **Integrated Memory Controller (iMC)**

### **Enforce POR**

Select Enable to enforce POR restrictions on DDR4 frequency and voltage programming. The options are **POR** and Disable.

### **Memory Frequency**

Use this feature to set the maximum memory frequency for onboard memory modules. The options are **Auto**, 1866, 2000, 2133, 2200, 2400, 2600, and 2666.

### **Data Scrambling for NVMDIMM**

Select Enable to enable data scrambling to enhance system performance and data integrity. The options are **Auto**, Disable, and Enable.

### Data Scrambling for DDR4

Use this feature to enable data scrambling for DDR4. The options are **Auto**, Disable, and Enable.

### tCCD\_L Relaxation

Select Auto to get TCDD settings from SPD (Serial Presence Detect) and implement into memory RC code to improve system reliability. Select Disable for TCCD to follow Intel POR. The options are Disable and **Auto**.

#### **Enable ADR**

Select Enable for ADR (Automatic Diagnostic Repository) support to enhance memory performance. The options are **Disable** and Enable.

### 2X Refresh Options

Use this item to select the 2X refresh mode. The options are **Auto** and Enable.

### **Page Policy**

This feature allows the user to determine the desired page mode for IMC. When Auto is selected, the memory controller will close or open pages based on the current operation. Closed policy closes that page after reading or writing. Adaptive is similar to open page policy, but can be dynamically modified. The options are **Auto**, Closed, and Adaptive..

### **IMC Interleaving**

This feature allows the user to configure Integrated Memory Controller (IMC) Interleaving settings. The options are **Auto**, 1-way Interleave, and 2-way Interleave.

### ► Memory Topology

The item displays the information of onboard memory modules as detected by the BIOS.

### ► Memory RAS (Reliability\_Availability\_Serviceability) Configuration

### **Memory RAS Configuration Setup**

Use this submenu to configure the following Memory RAS settings.

### Static Virtual Lockstep Mode

Select Enable to support the static virtual lockstep mode. The options are **Disable** and Enable.

### **Mirror Mode**

Use this item to select the mirror mode. The options are **Disable**, Mirror Mode 1LM, and Mirror Mode 2LM. If this item is set to Mirror Mode 1LM or Mirror Mode 2LM, the available memory capacity will be reduced by 50 percent.

#### **UEFI ARM Mirror**

Select Enable to support the UEFI-based address range mirroring with setup option. The options are **Disable** and Enable.

### **Memory Rank Sparing**

Select Enable to enable memory-sparing support for memory ranks to improve memory performance. The options are **Disable** and Enable.

\*If the item above "Memory Rank Sparing" is set to Enable, the following item, "Multi Rank Sparing", will be available:

### Multi Rank Sparing

Use this feature to set the multiple rank sparing number. The default setting and the maximum is two ranks per channel. The options are One Rank and **Two Rank**.

### **Correctable Error Threshold**

Use this item to enter the threshold value for correctable memory errors. The default setting is **10**.

### SDDC Plus One

Single Device Data Correction (SDDC) allows data to be reconstructed when one of the memory devices fails on a DIMM. Use this feature to enable the SDDC support. The options are **Disable** and Enable.

### **ADDDC Sparing**

Adaptive Double Device Data Correction (ADDDC) Sparing detects the predetermined threshold for correctable errors, copying the contents of the failing DIMM to spare memory. The failing DIMM or memory rank will then be disabled. The options are **Disable** and Enable.

### **Patrol Scrub**

Patrol Scrubbing is a process that allows the CPU to correct correctable memory errors detected on a memory module and send the correction to the requestor (the original source). When this item is set to Enable, read-and-write will be performed every 16K cycles per cache line if there is no delay caused by internal processing. The options are Disable and **Enable**.

### **Patrol Scrub Interval**

This feature allows you to decide how many hours the system should wait before the next complete patrol scrub is performed. Use the keyboard to enter a value from 0-24. The Default setting is **24**.

### ►IIO Configuration

### **IIO Configuration**

### **EV DFX Features**

When this feature is set to Enable, the EV\_DFX Lock Bits that are located on a processor will always remain clear during electric tuning. The options are **Disable** and Enable.

### ► CPU1 Configuration

### IOU0 (IIO PCIe Br1)

This item configures the PCI-E port Bifuraction setting for a PCI-E port specified by the user. The options are x4x4x4x4, x4x4x8, x8x4x4, x8x8, x16, and **Auto**.

### IOU1 (IIO PCIe Br2)

This item configures the PCI-E port Bifuraction setting for a PCI-E port specified by the user. The options are x4x4x4x4, x4x4x8, x8x4x4, x8x8, x16, and **Auto**.

### IOU2 (IIO PCIe Br3)

This item configures the PCI-E port Bifuraction setting for a PCI-E port specified by the user. The options are x4x4x4x4, x4x4x8, x8x4x4, x8x8, x16, and **Auto**.

### ► CPU1 SLOT2 PCI-E 3.0 x16

### Link Speed

Use this feature to select the link speed for the PCle port. The options are **Auto**, Gen 1 (2.5 GT/s), Gen 2 (5 GT/s), and Gen 3 (8 GT/s).

**PCI-E Port Link Status** 

**PCI-E Port Link Max** 

**PCI-E Port Link Speed** 

### **PCI-E Port Clocking**

The options are Distinct and **Common**. If this item is set to Distinct, this component and the component at the opposite end of the Link are operating with separate reference clock sources. If this item is set to Common, this component and the component at the opposite end of the Link are operating with a common clock source.

### **PCI-E Port Max Payload Size**

Select Auto for the system BIOS to automatically set the maximum payload value for a PCI-E device to enhance system performance. The options are 128B, 256B, and **Auto**.

### ► CPU1 SLOT4 PCI-E 3.0 x16

### Link Speed

Use this feature to select the link speed for the PCle port. The options are **Auto**, Gen 1 (2.5 GT/s), Gen 2 (5 GT/s), and Gen 3 (8 GT/s).

**PCI-E Port Link Status** 

**PCI-E Port Link Max** 

**PCI-E Port Link Speed** 

### **PCI-E Port Clocking**

The options are Distinct and **Common**. If this item is set to Distinct, this component and the component at the opposite end of the Link are operating with separate reference clock sources. If this item is set to Common, this component and the component at the opposite end of the Link are operating with a common clock source.

### **PCI-E Port Max Payload Size**

Select Auto for the system BIOS to automatically set the maximum payload value for a PCI-E device to enhance system performance. The options are 128B, 256B, and **Auto**.

### ► CPU1 SLOT9 PCI-E 3.0 x16

### Link Speed

Use this feature to select the link speed for the PCle port. The options are **Auto**, Gen 1 (2.5 GT/s), Gen 2 (5 GT/s), and Gen 3 (8 GT/s).

### **PCI-E Port Link Status**

**PCI-E Port Link Max** 

### PCI-E Port Link Speed

### **PCI-E Port Clocking**

The options are Distinct and **Common**. If this item is set to Distinct, this component and the component at the opposite end of the Link are operating with separate reference clock sources. If this item is set to Common, this component and the component at the opposite end of the Link are operating with a common clock source.

### **PCI-E Port Max Payload Size**

Select Auto for the system BIOS to automatically set the maximum payload value for a PCI-E device to enhance system performance. The options are 128B, 256B, and **Auto**.

### **▶**CPU2 Configuration

### IOU0 (IIO PCIe Br1)

This item configures the PCI-E port Bifuraction setting for a PCI-E port specified by the user. The options are x4x4x4x4, x4x4x8, x8x4x4, x8x8, x16, and **Auto**.

### IOU1 (IIO PCIe Br2)

This item configures the PCI-E port Bifuraction setting for a PCI-E port specified by the user. The options are x4x4x4x4, x4x4x8, x8x4x4, x8x8, x16, and **Auto**.

### IOU2 (IIO PCIe Br3)

This item configures the PCI-E port Bifuraction setting for a PCI-E port specified by the user. The options are x4x4x4x4, x4x4x8, x8x4x4, x8x8, x16, and **Auto**.

### ► CPU2 SLOT6 PCI-E 3.0 x16

### Link Speed

Use this feature to select the link speed for the PCle port. The options are **Auto**, Gen 1 (2.5 GT/s), Gen 2 (5 GT/s), and Gen 3 (8 GT/s).

**PCI-E Port Link Status** 

**PCI-E Port Link Max** 

**PCI-E Port Link Speed** 

### **PCI-E Port Clocking**

The options are Distinct and **Common**. If this item is set to Distinct, this component and the component at the opposite end of the Link are operating with separate reference clock sources. If this item is set to Common, this component and the component at the opposite end of the Link are operating with a common clock source.

### **PCI-E Port Max Payload Size**

Select Auto for the system BIOS to automatically set the maximum payload value for a PCI-E device to enhance system performance. The options are 128B, 256B, and **Auto**.

### ► CPU2 SLOT8 PCI-E 3.0 x16

### **Link Speed**

Use this feature to select the link speed for the PCle port. The options are **Auto**, Gen 1 (2.5 GT/s), Gen 2 (5 GT/s), and Gen 3 (8 GT/s).

**PCI-E Port Link Status** 

**PCI-E Port Link Max** 

**PCI-E Port Link Speed** 

### **PCI-E Port Clocking**

The options are Distinct and **Common**. If this item is set to Distinct, this component and the component at the opposite end of the Link are operating with separate reference clock sources. If this item is set to Common, this component and the component at the opposite end of the Link are operating with a common clock source.

### **PCI-E Port Max Payload Size**

Select Auto for the system BIOS to automatically set the maximum payload value for a PCI-E device to enhance system performance. The options are 128B, 256B, and **Auto**.

### ►CPU2 SLOT10 PCI-E 3.0 x16

### **Link Speed**

Use this feature to select the link speed for the PCle port. The options are **Auto**, Gen 1 (2.5 GT/s), Gen 2 (5 GT/s), and Gen 3 (8 GT/s).

**PCI-E Port Link Status** 

**PCI-E Port Link Max** 

**PCI-E Port Link Speed** 

### **PCI-E Port Clocking**

The options are Distinct and **Common**. If this item is set to Distinct, this component and the component at the opposite end of the Link are operating with separate reference clock sources. If this item is set to Common, this component and the component at the opposite end of the Link are operating with a common clock source.

### **PCI-E Port Max Payload Size**

Select Auto for the system BIOS to automatically set the maximum payload value for a PCI-E device to enhance system performance. The options are 128B, 256B, and **Auto**.

# ►IOAT (Intel® IO Acceleration) Configuration

### **Disable TPH**

Select Yes to deactivate TLP Processing Hint support. The options are **No** and Yes.

### **Prioritize TPH**

Use this feature to enable the prioritize TPH support. The options are Enable and **Disable**.

### Relaxed Ordering

Select Enable to enable Relaxed Ordering support which will allow certain transactions to violate the strict-ordering rules of PCI bus for a transaction to be completed prior to other transactions that have already been enqueued. The options are **Disable** and Enable.

### ►Intel® VT for Directed I/O (VT-d)

### Intel® VT for Directed I/O (VT-d)

Select Enable to use Intel® Virtualization Technology support for Direct I/O VT-d support by reporting the I/O device assignments to the VMM (Virtual Machine Monitor) through the DMAR ACPI Tables. This feature offers fully-protected I/O resource sharing across Intel® platforms, providing greater reliability, security and availability in networking and data-sharing. The options are **Enable** and Disable.

### \*If the item above is set to Enable, the following items will be available:

### Interrupt Remapping

Select Enable for Interrupt Remapping support to enhance system performance. The options are **Enable** and Disable.

### PassThrough DMA

Select Enable to use the Non-Isoch VT\_D engine pass through DMA support. The options are **Enable** and Disable.

#### **ATS**

Select Enable to use the Non-Isoch VT\_D engine ATS support. The options are **Enable** and Disable.

### **Posted Interrupt**

Use this feature to enable VT\_D posted interrupt. The options are **Enable** and Disable.

### **Coherency Support (Non-Isoch)**

Select Enable for the Non-Iscoh VT-d engine to pass through DMA (Direct Memory Access) to enhance system performance. The options are **Enable** and Disable.

### ►Intel® VMD technology

The Intel® Volume Management Device (VMD) is a host bridge to a secondary PCIe domain to provide more bus resources.

### ►Intel® VMD for Volume Management Device on CPU1

### VMD Config for PStack0

### Intel® VMD for Volume Management Device

Select Enable to use the Intel® Volume Management Device Technology for this stack. The options are **Disable** and Enable.

\*If the item above "Intel® VMD for Volume Management Device" is set to Enable, the following items will be displayed:

# CPU1 SLOT2 PCI-E 3.0 x16 VMD (Available when the device is detected by the system)

Select Enable to use the Intel® Volume Management Device Technology for this device. The options are **Disable** and Enable.

### Hot Plug Capable (Available when the device is detected by the system)

Use this feature to enable the hot plug support for PCle root ports 1A~1D. The options are **Disable** and Enable.

### VMD Config for PStack1

### Intel® VMD for Volume Management Device

Select Enable to use the Intel® Volume Management Device Technology for this stack. The options are **Disable** and Enable.

\*If the item above "Intel® VMD for Volume Management Device" is set to Enable, the following items will be displayed:

# CPU1 SLOT4 PCI-E 3.0 x16 VMD (Available when the device is detected by the system)

Select Enable to use the Intel® Volume Management Device Technology for this device. The options are **Disable** and Enable.

### Hot Plug Capable (Available when the device is detected by the system)

Use this feature to enable the hot plug support for PCle root ports 2A~2D. The options are **Disable** and Enable

### VMD Config for PStack2

### Intel® VMD for Volume Management Device

Select Enable to use the Intel® Volume Management Device Technology for this stack. The options are **Disable** and Enable.

\*If the item above "Intel® VMD for Volume Management Device" is set to Enable, the following items will be displayed:

# CPU1 SLOT9 PCI-E 3.0 x16 VMD (Available when the device is detected by the system)

Select Enable to use the Intel® Volume Management Device Technology for this device. The options are **Disable** and Enable.

### Hot Plug Capable (Available when the device is detected by the system)

Use this feature to enable the hot plug support for PCle root ports 3A~3D. The options are **Disable** and Enable.

### ►Intel® VMD for Volume Management Device on CPU2

### VMD Config for PStack0

### Intel® VMD for Volume Management Device

Select Enable to use the Intel® Volume Management Device Technology for this stack. The options are **Disable** and Enable.

\*If the item above "Intel® VMD for Volume Management Device" is set to Enable, the following items will be displayed:

# CPU2 SLOT6 PCI-E 3.0 x16 VMD (Available when the device is detected by the system)

Select Enable to use the Intel® Volume Management Device Technology for this device. The options are **Disable** and Enable.

### Hot Plug Capable (Available when the device is detected by the system)

Use this feature to enable the hot plug support for PCle root ports 1A~1D. The options are **Disable** and Enable.

### VMD Config for PStack1

### Intel® VMD for Volume Management Device

Select Enable to use the Intel® Volume Management Device Technology for this stack. The options are **Disable** and Enable.

\*If the item above "Intel® VMD for Volume Management Device" is set to Enable, the following items will be displayed:

# CPU2 SLOT8 PCI-E 3.0 x16 VMD (Available when the device is detected by the system)

Select Enable to use the Intel® Volume Management Device Technology for this device. The options are **Disable** and Enable.

### Hot Plug Capable (Available when the device is detected by the system)

Use this feature to enable the hot plug support for PCle root ports 2A~2D. The options are **Disable** and Enable.

### VMD Config for PStack2

### Intel® VMD for Volume Management Device

Select Enable to use the Intel® Volume Management Device Technology for this stack. The options are **Disable** and Enable.

\*If the item above "Intel® VMD for Volume Management Device" is set to Enable, the following items will be displayed:

# CPU2 SLOT10 PCI-E 3.0 x16 VMD (Available when the device is detected by the system)

Select Enable to use the Intel® Volume Management Device Technology for this device. The options are **Disable** and Enable.

# Hot Plug Capable (Available when the device is detected by the system) Use this feature to enable the hot plug support for PCle root ports 3A~3D. The options are **Disable** and Enable.

### **IIO-PCIE Express Global Options**

### **PCI-E Completion Timeout Disable**

Use this feature for PCI-E Completion Timeout support for electric tuning. The options are Yes, **No**, and Per-Port.

### **▶**South Bridge

The following South Bridge information will be displayed:

- USB Module Version
- USB Devices

### Legacy USB Support

Select Enabled to support onboard legacy USB devices. Select Auto to disable legacy support if there are no legacy USB devices present. Select Disable to have all USB devices available for EFI applications only. The options are **Enabled**, Disabled, and Auto.

### **XHCI Hand-off**

This is a work-around solution for operating systems that do not support XHCI (Extensible Host Controller Interface) hand-off. The XHCI ownership change should be claimed by the XHCI driver. The options are Enabled and **Disabled**.

### Port 60/64 Emulation

Select Enabled for I/O port 60h/64h emulation support, which will provide complete legacy USB keyboard support for the operating systems that do not support legacy USB devices. The options are Disabled and **Enabled**.

### **PCIE PLL SSC**

Use this feature to enable PCI-E Phase-locked Loop (PLL) Spread Spectrum Clocking (SSC). The options are **Disable** and Enable.

### Real USB Wake Up

Select Enabled to enable the wake-up function of the USB port. The options are Disabled and **Enabled**.

### Front USB Wake Up

Select Enabled to enable the wake-up function of the front access USB port. The options are Disabled and **Enabled**.

#### **Azalia**

Select Enabled to enable support for Azalia High Definition Audio. The options are Disabled, Enabled, and **Auto**.

### **Azalia PME Enable**

Select Enabled to enable power management capability of the Azalia controller. The options are **Disabled** and Enabled.

# **▶** Server ME Configuration

This feature displays the following system ME configuration settings.

- Operational Firmware Version
- Backup Firmware Version
- Recovery Firmware Version
- ME Firmware Status #1
- ME Firmware Status #2
  - Current State
  - Error Code

# **▶**PCH SATA Configuration

### **SATA Controller**

This item enables or disables the onboard SATA controller supported by the Intel® PCH chip. The options are Disable and **Enable**.

### **Configure SATA as**

Select AHCI to configure a SATA drive specified by the user as an AHCI drive. Select RAID to configure a SATA drive specified by the user as a RAID drive. The options are **AHCI** and RAID.

### **SATA HDD Unlock**

Select Enable to unlock the HDD password. The options are Disable and **Enable**.

### **Aggressive Link Power Management**

When this item is set to Enable, the SATA AHCI controller manages the power usage of the SATA link. The controller will put the link to a low power state when the I/O is inactive for an extended period of time, and the power state will return to normal when the I/O becomes active. The options are **Disable** and Enable.

\*If the item above "Configure SATA as" is set to AHCI, the following items will be displayed:

### SATA Port 0~ Port 7

This item displays the information detected on the installed SATA drive on the particular SATA port.

- · Model number of drive and capacity
- Software Preserve Support

### Hot Plug (SATA Port 0∼ Port 7)

Select Enabled to enable a SATA port specified by the user. The options are Disable and **Enable**.

### Spin Up Device (SATA Port 0~ Port 7)

On an edge detect from 0 to 1, set this item to allow the PCH to initialize the device. The options are **Disable** and Enable.

### SATA Device Type (SATA Port 0~ Port 7)

Use this item to specify if the SATA port specified by the user should be connected to a Solid State drive or a Hard Disk Drive. The options are **Hard Disk Drive** and Solid State Drive.

\*If the item above "Configure SATA as" is set to RAID, the following items will be displayed:

### **SATA HDD Unlock**

Select Enable to unlock the HDD password. The options are Disable and **Enable**.

### **Aggressive Link Power Management**

When this item is set to Enable, the SATA Raid controller manages the power usage of the SATA link. The controller will put the link to a low power state when the I/O is inactive for an extended period of time, and the power state will return to normal when the I/O becomes active. The options are **Disable** and Enable.

### **SATA RSTe Boot Info**

Select Enable to provide the full int13h support for SATA controller attached devices. The options are Disable and **Enable**.

### SATA RAID Option ROM/UEFI Driver

Select EFI to load the EFI driver for system boot. Select Legacy to load a legacy driver for system boot. The options are Disable, EFI, and **Legacy**.

### SATA Port 0~ Port 7

This item displays the information detected on the installed SATA drive on the particular SATA port.

- Model number of drive and capacity
- Software Preserve Support

### Hot Plug (SATA Port 0~ Port 7)

Select Enabled to enable a SATA port specified by the user. The options are Disable and **Enable**.

### Spin Up Device (SATA Port 0~ Port 7)

On an edge detect from 0 to 1, set this item to allow the PCH to initialize the device. The options are **Disable** and Enable.

### SATA Device Type (SATA Port 0~ Port 7)

Use this item to specify if the SATA port specified by the user should be connected to a Solid State drive or a Hard Disk Drive. The options are **Hard Disk Drive** and Solid State Drive.

# **▶**PCH sSATA Configuration

### sSATA Controller

This item enables or disables the onboard SATA controller supported by the Intel® PCH chip. The options are **Enable** and Disable.

### Configure sSATA as

Select AHCI to configure a SATA drive specified by the user as an AHCI drive. Select RAID to configure a SATA drive specified by the user as a RAID drive. The options are **AHCI** and RAID.

### **SATA HDD Unlock**

Select Enable to unlock the HDD password. The options are Disable and **Enable**.

### **Aggressive Link Power Management**

When this item is set to Enable, the SATA AHCI controller manages the power usage of the SATA link. The controller will put the link to a low power state when the I/O is inactive for an extended period of time, and the power state will return to normal when the I/O becomes active. The options are **Disable** and Enable.

\*If the item above "Configure sSATA as" is set to AHCI, the following items will be displayed:

### sSATA Port 0~ Port 1

This item displays the information detected on the installed SATA drive on the particular SATA port.

- Model number of drive and capacity
- Software Preserve Support

### Hot Plug (sSATA Port 0∼ Port 1)

Select Enabled to enable a SATA port specified by the user. The options are Disable and **Enable**.

### Spin Up Device (sSATA Port 0~ Port 1)

On an edge detect from 0 to 1, set this item to allow the PCH to initialize the device. The options are **Disable** and Enable.

### sSATA Device Type (sSATA Port 0~ Port 1)

Use this item to specify if the SATA port specified by the user should be connected to a Solid State drive or a Hard Disk Drive. The options are **Hard Disk Drive** and Solid State Drive.

\*If the item above "Configure SATA as" is set to RAID, the following items will be displayed:

### **SATA HDD Unlock**

Select Enable to unlock the HDD password. The options are Disable and Enable.

### **Aggressive Link Power Management**

When this item is set to Enable, the SATA Raid controller manages the power usage of the SATA link. The controller will put the link to a low power state when the I/O is inactive for an extended period of time, and the power state will return to normal when the I/O becomes active. The options are **Disable** and Enable.

### sSATA RSTe Boot Info

Select Enable to provide the full int13h support for SATA controller attached devices. The options are Disable and **Enable**.

### sSATA RAID Option ROM/UEFI Driver

Select EFI to load the EFI driver for system boot. Select Legacy to load a legacy driver for system boot. The options are Disable, EFI, and **Legacy**.

### sSATA Port 0~ Port 1

This item displays the information detected on the installed SATA drive on the particular SATA port.

- Model number of drive and capacity
- Software Preserve Support

### Hot Plug (sSATA Port 0~ Port 1)

Select Enabled to enable a SATA port specified by the user. The options are Disable and **Enable**.

### Spin Up Device (sSATA Port 0~ Port 1)

On an edge detect from 0 to 1, set this item to allow the PCH to initialize the device. The options are **Disable** and Enable.

### sSATA Device Type (sSATA Port 0~ Port 1)

Use this item to specify if the SATA port specified by the user should be connected to a Solid State drive or a Hard Disk Drive. The options are **Hard Disk Drive** and Solid State Drive.

# **▶** PCIe/PCI/PnP Configuration

The following information will be displayed:

PCI Bus Driver Version

### **PCI Devices Common Settings:**

### Above 4G Decoding (Available if the system supports 64-bit PCI decoding)

Select Enabled to decode a PCI device that supports 64-bit in the space above 4G Address. The options are Disabled and **Enabled**.

### **SR-IOV Support**

Use this feature to enable or disable Single Root IO Virtualization support. The options are **Disabled** and Enabled.

### **MMIO High Base**

Use this item to select the base memory size according to memory-address mapping for the IO hub. The base memory size must be between 4032G to 4078G. The options are **56T**, 40T, 24T, 16T, 4T, and 1T.

### **MMIO High Granularity Size**

Use this item to select the high memory size according to memory-address mapping for the IO hub. The options are 1G, 4G, 16G, 64G, **256G**, and 1024G.

### **PCI PERR/SERR Support**

Select Enabled to activate PCI Error and System Error report handling. The options are **Disabled** and Enabled.

### **Maximum Read Request**

Select Auto to allow the system BIOS to automatically set the maximum read request size for a PCI-E device to enhance system performance. The options are **Auto**, 128 Bytes, 256 Bytes, 512 Bytes, 1024 Bytes, 2048 Bytes, and 4096 Bytes.

### **MMCFG Base**

Use this feature to select the default value for the PCI MMIO (Memory-Mapped IO) base address. The options are 1G, 1.5G, 1.75G, **2G**, 2.25G, and 3G.

### **NVMe Firmware Source**

Use this item to select the NVMe firmware to support booting. The options are **Vendor Defined Firmware** and AMI Native Support. The default option, **Vendor Defined Firmware**, is pre-installed on the drive and may resolve errata or enable innovative functions for the drive. The other option, AMI Native Support, is offered by the BIOS with a generic method.

### **VGA Priority**

Use this item to select the graphics device to be used as the primary video display for system boot. The options are **Onboard** and Offboard.

CPU1 SLOT1 PCI-E 3.0 x8 OPROM, CPU1 SLOT2 PCI-E 3.0 x16 OPROM, CPU1 SLOT3 PCI-E 3.0 x8 OPROM, CPU1 SLOT4 PCI-E 3.0 x16 OPROM, CPU2 SLOT5 PCI-E 3.0 x8 OPROM, CPU2 SLOT6 PCI-E 3.0 x16 OPROM, CPU2 SLOT7 PCI-E 3.0 x8 OPROM, CPU2 SLOT8 PCI-E 3.0 x16 OPROM, CPU2 SLOT9 PCI-E 3.0 x8 OPROM, CPU2 SLOT10 PCI-E 3.0 x8 OPROM, CPU2 SLOT11 PCI-E 3.0 x4(IN x8) OPROM

Select Disabled to deactivate the selected slot, Legacy to activate the slot in legacy mode, and EFI to activate the slot in EFI mode. The options are Disabled, **Legacy**, and EFI.

### M.2-P OPROM

The options are Disabled, **Legacy**, and EFI. Select Disabled to deactivate the M.2 connector, Legacy to activate the slot in legacy mode, and EFI to activate the slot in EFI mode.

### Onboard LAN1 Option ROM, Onboard LAN2 Option ROM

Use the two items to select the type of device installed in a LAN port specified by the user for system boot. The default setting for Onboard LAN1 Option ROM is **Legacy**, and the default setting for Onboard LAN2 Option ROM is **Disabled**.

### **Onboard Video Option ROM**

Select Legacy to boot the system using a legacy video device installed on the motherboard. The options are Disabled, **Legacy**, and EFI.

## ► Network Stack Configuration

### **Network Stack**

Select Enabled to enable UEFI (Unified Extensible Firmware Interface) for network stack support. The options are Disabled and **Enabled**.

\*If the item above "Network Stack" is set to Enabled, the following items will be displayed:

### **Ipv4 PXE Support**

Select Enabled to enable Ipv4 PXE boot support. The options are Disabled and Enabled.

### **Ipv4 HTTP Support**

Select Enabled to enable Ipv4 HTTP boot support. The options are **Disabled** and Enabled.

### **Ipv6 PXE Support**

Select Enabled to enable Ipv6 PXE boot support. The options are Disabled and Enabled.

### **Ipv6 HTTP Support**

Select Enabled to enable Ipv6 HTTP boot support. The options are **Disabled** and Enabled.

### PXE boot wait time

Use this option to specify the wait time to press the ESC key to abort the PXE boot. Press "+" or "-" on your keyboard to change the value. The default setting is **0**.

### Media detect count

Use this option to specify the number of times media will be checked. Press "+" or "-" on your keyboard to change the value. The default setting is 1.

# **▶** Super IO Configuration

### **Super IO Configuration**

The following Super IO information will be displayed:

• Super IO Chip AST2500

## ► Serial Port 1 Configuration

### **Serial Port 1 Configuration**

This submenu allows the user the configure settings of Serial Port 1.

### **Serial Port 1**

Select Enabled to enable the selected onboard serial port. The options are Disabled and **Enabled**.

### **Device Settings**

This item displays the status of a serial part specified by the user.

### **Change Settings**

This feature specifies the base I/O port address and the Interrupt Request address of a serial port specified by the user. Select Auto to allow the BIOS to automatically assign the base I/O and IRQ address. The options are **Auto**, (IO=3F8h; IRQ=4;), (IO=3F8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;), (IO=2F8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;), (IO=3E8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;), and (IO=2E8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;).

### ► Serial Port 2 Configuration

### **Serial Port 2 Configuration**

This submenu allows the user the configure settings of Serial Port 2.

### **Serial Port 2**

Select Enabled to enable the selected onboard serial port. The options are Disabled and **Enabled**.

### **Device Settings**

This item displays the status of a serial part specified by the user.

### **Change Settings**

This feature specifies the base I/O port address and the Interrupt Request address of a serial port specified by the user. Select Auto to allow the BIOS to automatically assign the base I/O and IRQ address. The options are **Auto**, (IO=2F8h; IRQ=3;), (IO=3F8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;), (IO=2F8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;), (IO=3E8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;).

### Serial Port 2 Attribute (Available for Serial Port 2 only)

Select SOL to use COM Port 2 as a Serial Over LAN (SOL) port for console redirection. The options are **SOL** and COM.

### ► Serial Port Console Redirection

### COM<sub>1</sub>

#### **Console Redirection**

Select Enabled to enable console redirection support for a serial port specified by the user. The options are **Disabled** and Enabled.

\*If the item above is set to Enabled, the following items will become available for user's configuration:

### ► Console Redirection Settings

This feature allows the user to specify how the host computer will exchange data with the client computer, which is the remote computer used by the user.

### COM<sub>1</sub>

### **Console Redirection Settings**

### **Terminal Type**

This feature allows the user to select the target terminal emulation type for Console Redirection. Select VT100 to use the ASCII Character set. Select VT100+ to add color and function key support. Select ANSI to use the Extended ASCII Character Set. Select VT-UTF8 to use UTF8 encoding to map Unicode characters into one or more bytes. The options are VT100, VT100+, VT-UTF8, and ANSI.

### Bits Per second

Use this feature to set the transmission speed for a serial port used in Console Redirection. Make sure that the same speed is used in the host computer and the client computer. A lower transmission speed may be required for long and busy lines. The options are 9600, 19200, 38400, 57600, and **115200** (bits per second).

### **Data Bits**

Use this feature to set the data transmission size for Console Redirection. The options are 7 and 8.

### **Parity**

A parity bit can be sent along with regular data bits to detect data transmission errors. Select Even if the parity bit is set to 0, and the number of 1's in data bits is even. Select Odd if the parity bit is set to 0, and the number of 1's in data bits is odd. Select None if you do not want to send a parity bit with your data bits in transmission. Select Mark to add a mark as a parity bit to be sent along with the data bits. Select Space to add a Space as a parity bit to be sent with your data bits. The options are **None**, Even, Odd, Mark, and Space.

### **Stop Bits**

A stop bit indicates the end of a serial data packet. Select 1 Stop Bit for standard serial data communication. Select 2 Stop Bits if slower devices are used. The options are 1 and 2.

#### Flow Control

Use this feature to set the flow control for Console Redirection to prevent data loss caused by buffer overflow. Send a "Stop" signal to stop sending data when the receiving buffer is full. Send a "Start" signal to start sending data when the receiving buffer is empty. The options are **None** and Hardware RTS/CTS.

### **VT-UTF8 Combo Key Support**

Select Enabled to enable VT-UTF8 Combination Key support for ANSI/VT100 terminals. The options are Disabled and **Enabled**.

### **Recorder Mode**

Select Enabled to capture the data displayed on a terminal and send it as text messages to a remote server. The options are **Disabled** and Enabled.

#### Resolution 100x31

Select Enabled for extended-terminal resolution support. The options are Disabled and **Enabled**.

### **Legacy OS Redirection Resolution**

Use this feature to select the number of rows and columns used in Console Redirection for legacy OS support. The options are **80x24** and 80x25.

### **Putty KeyPad**

This feature selects the settings for the function keys and the key pad used for Putty, which is a terminal emulator designed for the Windows OS. The options are **VT100**, LINUX, XTERMR6, SC0, ESCN, and VT400.

### **Redirection After BIOS POST**

Use this feature to enable or disable legacy console redirection after BIOS POST. When this feature is set to BootLoader, legacy console redirection is disabled before booting the OS. When this feature is set to Always Enable, legacy console redirection remains enabled when booting the OS. The options are **Always Enable** and BootLoader.

### SOL/COM2

#### **Console Redirection**

Select Enabled to enable console redirection support for a serial port specified by the user. The options are Disabled and **Enabled**.

\*If the item above is set to Enabled, the following items will become available for user's configuration:

### ► Console Redirection Settings

This feature allows the user to specify how the host computer will exchange data with the client computer, which is the remote computer used by the user.

### SOL/COM2

### **Console Redirection Settings**

### **Terminal Type**

This feature allows the user to select the target terminal emulation type for Console Redirection. Select VT100 to use the ASCII Character set. Select VT100+ to add color and function key support. Select ANSI to use the Extended ASCII Character Set. Select VT-UTF8 to use UTF8 encoding to map Unicode characters into one or more bytes. The options are VT100, VT100+, VT-UTF8, and ANSI.

#### Bits Per second

Use this feature to set the transmission speed for a serial port used in Console Redirection. Make sure that the same speed is used in the host computer and the client computer. A lower transmission speed may be required for long and busy lines. The options are 9600, 19200, 38400, 57600, and **115200** (bits per second).

### **Data Bits**

Use this feature to set the data transmission size for Console Redirection. The options are 7 and 8.

### **Parity**

A parity bit can be sent along with regular data bits to detect data transmission errors. Select Even if the parity bit is set to 0, and the number of 1's in data bits is even. Select Odd if the parity bit is set to 0, and the number of 1's in data bits is odd. Select None if you do not want to send a parity bit with your data bits in transmission. Select Mark to add a mark as a parity bit to be sent along with the data bits. Select Space to add a Space as a parity bit to be sent with your data bits. The options are **None**, Even, Odd, Mark, and Space.

### **Stop Bits**

A stop bit indicates the end of a serial data packet. Select 1 Stop Bit for standard serial data communication. Select 2 Stop Bits if slower devices are used. The options are **1** and 2.

### Flow Control

Use this feature to set the flow control for Console Redirection to prevent data loss caused by buffer overflow. Send a "Stop" signal to stop sending data when the receiving buffer

is full. Send a "Start" signal to start sending data when the receiving buffer is empty. The options are **None** and Hardware RTS/CTS.

### VT-UTF8 Combo Key Support

Select Enabled to enable VT-UTF8 Combination Key support for ANSI/VT100 terminals. The options are Disabled and **Enabled**.

### **Recorder Mode**

Select Enabled to capture the data displayed on a terminal and send it as text messages to a remote server. The options are **Disabled** and Enabled.

### Resolution 100x31

Select Enabled for extended-terminal resolution support. The options are Disabled and **Enabled**.

### **Legacy OS Redirection Resolution**

Use this feature to select the number of rows and columns used in Console Redirection for legacy OS support. The options are **80x24** and 80x25.

### **Putty KeyPad**

This feature selects the settings for the function keys and the key pad used for Putty, which is a terminal emulator designed for the Windows OS. The options are **VT100**, LINUX, XTERMR6, SC0, ESCN, and VT400.

### **Redirection After BIOS POST**

Use this feature to enable or disable legacy console redirection after BIOS POST. When this feature is set to BootLoader, legacy console redirection is disabled before booting the OS. When this feature is set to Always Enable, legacy console redirection remains enabled when booting the OS. The options are **Always Enable** and BootLoader.

### **Legacy Console Redirection**

### **Legacy Serial Redirection Port**

Use the feature to select the COM port to display redirection of Legacy OS and Legacy OPROM messages. The options are **COM1** and SOL/COM2.

# Serial Port for Out-of-Band Management/Windows Emergency Management Services (EMS)

The submenu allows the user to configure Console Redirection settings to support Out-of-Band Serial Port management.

#### **Console Redirection**

Select Enabled to use a COM port selected by the user for EMS Console Redirection. The options are **Disabled** and Enabled.

\*If the item above is set to Enabled, the following items will become available for user's configuration:

## ► Console Redirection Settings

This feature allows the user to specify how the host computer will exchange data with the client computer, which is the remote computer used by the user.

### **Out-of-Band Management Port**

The feature selects a serial port in a client server to be used by the Windows Emergency Management Services (EMS) to communicate with a remote host server. The options are **COM1** and SOL/COM2.

### **Terminal Type**

Use this feature to select the target terminal emulation type for Console Redirection. Select VT100 to use the ASCII character set. Select VT100+ to add color and function key support. Select ANSI to use the extended ASCII character set. Select VT-UTF8 to use UTF8 encoding to map Unicode characters into one or more bytes. The options are VT100, VT100+, VT-UTF8, and ANSI.

#### Bits Per second

This item sets the transmission speed for a serial port used in Console Redirection. Make sure that the same speed is used in both host computer and the client computer. A lower transmission speed may be required for long and busy lines. The options are 9600, 19200, 57600, and **115200** (bits per second).

#### Flow Control

Use this item to set the flow control for Console Redirection to prevent data loss caused by buffer overflow. Send a "Stop" signal to stop data-sending when the receiving buffer is full. Send a "Start" signal to start data-sending when the receiving buffer is empty. The options are **None**, Hardware RTS/CTS, and Software Xon/Xoff.

The settings below are displayed:

#### Data Bits, Parity, Stop Bits

## ► ACPI Settings

## **NUMA** (Available when the OS supports this feature)

Select Enabled to enable Non-Uniform Memory Access support to enhance system performance. The options are Disabled and **Enabled**.

## **WHEA Support**

Select Enabled to support the Windows Hardware Error Architecture (WHEA) platform and provide a common infrastructure for the system to handle hardware errors within the Windows OS environment to reduce system crashes and to enhance system recovery and health monitoring. The options are Disabled and **Enabled**.

#### **High Precision Event Timer**

Select Enabled to activate the High Precision Event Timer (HPET) that produces periodic interrupts at a much higher frequency than a Real-time Clock (RTC) does in synchronizing multimedia streams, providing smooth playback and reducing the dependency on other timestamp calculation devices, such as an x86 RDTSC Instruction embedded in the CPU. The High Performance Event Timer is used to replace the 8254 Programmable Interval Timer. The options are Disabled and **Enabled**.

### **ACPI Sleep State**

This feature selects the ACPI Sleep State that the system will enter into when the suspend button is activated. The options are Suspend Disabled and S3 (Suspend to RAM).

# ► Trusted Computing (Available when a TPM device is installed and detected by the BIOS)

## **Security Device Support**

If a Trusted Platform Module (TPM) device is connected to the TPM header (JTPM1) on the motherboard and this feature is set to Enable, onboard security devices will be available for the TPM support to enhance data integrity and network security. Please reboot the system for a change on this setting to take effect. The options are Disable and **Enable**.

\*If the item above is set to Enable, the following items will become available for user's configuration:

The following Platform Configuration Register information will be displayed:

- Active PCR banks
- Available PCR banks

#### SHA256 PCR Bank

Use this item to disable or enable the SHA256 Platform Configuration Register (PCR) bank for the installed TPM device. The options are Disabled and **Enabled**.

### Pending operation

Use this item to schedule a TPM-related operation to be performed by a security device for system data integrity. Your system will reboot to carry out a pending TPM operation. The options are **None** and TPM Clear.

## **Platform Hierarchy**

Use this item to disable or enable platform hierarchy for platform protection. The options are Disabled and **Enabled**.

## **Storage Hierarchy**

Use this item to disable or enable storage hierarchy for cryptographic protection. The options are Disabled and **Enabled**.

## **Endorsement Hierarchy**

Use this item to disable or enable endorsement hierarchy for privacy control. The options are Disabled and **Enabled**.

#### PH Randomization

Use this feature to disable or enable Platform Hierarchy Randomization. The options are **Disabled** and Enabled.

### **SMC BIOS -Based TPM Provision Support**

Use this feature to enable TPM Provision Support. Enabling this feature will lock your TPM. Once locked, the NV indexes will not be able to be deleted. The options are **Disabled** and Enabled.

## **TXT Support**

Intel® TXT (Trusted Execution Technology) helps protect against software-based attacks and ensures protection, confidentiality, and integrity of data stored or created on the system. Use this feature to enable or disable TXT Support. The options are **Disabled** and Enabled.

## **▶**iSCSi Configuration

#### **iSCSI** Initiator Name

This feature allows the user to enter the unique name of the iSCSI Initiator in IQN format. Once the name of the iSCSI Initiator is entered into the system, configure the proper settings for the following items.

## ► Add an Attempt

## **▶** Delete Attempts


## ► Change Attempt order

## ▶Intel® Virtual RAID on CPU

This submenu displays the information of the Intel® VMD controllers as detected by the BIOS.

## 4.4 Event Logs

Use this feature to configure the Event Log settings.



## **▶**Change SMBIOS Event Log Settings

## **Enabling/Disabling Options**

## **SMBIOS Event Log**

Change this item to enable or disable all features of the SMBIOS (System Management BIOS) Event Logging during system boot. The options are Disabled and **Enabled**.

## **Erasing Settings**

## **Erase Event Log**

If No is selected, data stored in the event log will not be erased. Select Yes, Next Reset, data in the event log will be erased upon next system reboot. Select Yes, Every Reset, data in the event log will be erased upon every system reboot. The options are **No**, (Yes, Next reset), and (Yes, Every reset).

### When Log is Full

Select Erase Immediately for all messages to be automatically erased from the event log when the event log memory is full. The options are **Do Nothing** and Erase Immediately.

## **SMBIOS Event Log Standard Settings**

## **Log System Boot Event**

This option toggles the System Boot Event logging to enabled or disabled. The options are Enabled and **Disabled**.

#### **MECI**

The Multiple Event Count Increment (MECI) counter counts the number of occurrences that a duplicate event must happen before the MECI counter is incremented. This is a numeric value. The default value is 1.

#### **METW**

The Multiple Event Time Window (METW) defines number of minutes must pass between duplicate log events before MECI is incremented. This is in minutes, from 0 to 99. The default value is **60**.


**Note**: After making changes on a setting, be sure to reboot the system for the changes to take effect.

## **▶**View SMBIOS Event Log

This section displays the contents of the SMBIOS Event Log.

## 4.5 **IPMI**

Use this feature to configure Intelligent Platform Management Interface (IPMI) settings.



#### **BMC Firmware Revision**

This item indicates the IPMI firmware revision used in your system.

## **IPMI STATUS (Baseboard Management Controller)**

This item indicates the status of the IPMI firmware installed in your system.

## ► System Event Log

## **Enabling/Disabling Options**

## **SEL Components**

Select Enabled for all system event logging at bootup. The options are Disabled and **Enabled**.

## **Erasing Settings**

### **Erase SEL**

Select Yes, On next reset to erase all system event logs upon next system reboot. Select Yes, On every reset to erase all system event logs upon each system reboot. Select No to keep all system event logs after each system reboot. The options are **No**, (Yes, On next reset), and (Yes, On every reset).

#### When SEL is Full

This feature allows the user to decide what the BIOS should do when the system event log is full. Select Erase Immediately to erase all events in the log when the system event log is full. The options are **Do Nothing** and Erase Immediately.

**Note**: After making changes on a setting, be sure to reboot the system for the changes to take effect.

## **▶BMC Network Configuration**

## **BMC Network Configuration**

## **Configure IPV4 support**

#### **IPMI LAN Selection**

This item displays the IPMI LAN setting. The default setting is Failover.

#### **IPMI Network Link Status**

This item displays the IPMI Network Link status. The default setting is **Dedicated LAN**.

## **Update IPMI LAN Configuration**

Select Yes for the BIOS to implement all IP/MAC address changes at the next system boot. The options are **No** and Yes.

\*If the item above is set to Yes, the following items will become available for user's configuration:

### **Configuration Address Source**

This feature allows the user to select the source of the IP address for this computer. If Static is selected, you will need to know the IP address of this computer and enter it to the system manually in the field. If DHCP is selected, the BIOS will search for a DHCP (Dynamic Host Configuration Protocol) server in the network that is attached to and request the next available IP address for this computer. The options are Static and **DHCP**.

This item displays the current configuration address for this computer.

#### Station IP Address

This item displays the Station IP address for this computer. This should be in decimal and in dotted quad form (i.e., 192.168.10.253).

#### **Subnet Mask**

This item displays the sub-network that this computer belongs to. The value of each three-digit number separated by dots should not exceed 255.

#### **Station MAC Address**

This item displays the Station MAC address for this computer. Mac addresses are 6 two-digit hexadecimal numbers.

### **Gateway IP Address**

This item displays the Gateway IP address for this computer. This should be in decimal and in dotted quad form (i.e., 172.31.0.1).

#### **VLAN**

Use this item to enable or disable the IPMI VLAN function. The options are **Disable** and Enable.

\*If the item above is set to Enable, the following item, "VLAN ID", will become available for user's configuration:

#### **VLAN ID**

Use this item to enter the VLAN ID. The default setting is 0.

## **Configure IPV6 support**

#### Lan channel 1

## **IPV6 Support**

This item displays the IPMI LAN setting. The default setting is **Enabled**.

\*If the item above is set to Enabled, the following items will become available for user's configuration:

### **Configuration Address Source**


This feature allows the user to select the source of the IP address for this computer. If Static is selected, you will need to know the IP address of this computer and enter it to the system manually in the field. If DHCP is selected, the BIOS will search for a DHCP (Dynamic Host Configuration Protocol) server in the network that is attached to and request the next available IP address for this computer. The options are **Unspecified**, Static, and DHCP.

The following information is displayed:

- Current Configuration Address source
- Station IPV6 address
- Prefix Length
- IPV6 Router1 IP Address
- IPV6 address status
- IPV6 DHCP Algorithm

## 4.6 Security

This menu allows the user to configure the following security settings for the system.



#### **Administrator Password**

Press Enter to set the user password which is required to enter the BIOS setup utility. The length of the password should be from 3 characters to 20 characters long.

### **User Password**

Press Enter to set the user password which is required to enter the BIOS setup utility. The length of the password should be from 3 characters to 20 characters long.

#### **Password Check**

Select Setup for the system to check for a password at Setup. Select Always for the system to check for a password at bootup or upon entering the BIOS Setup utility. The options are **Setup** and Always.

### **HDD Security Configuration:**

This item displays the HDD security configuration of the selected drive.

## **▶**Secure Boot

This section displays the contents of the following secure boot features:

- System Mode
- Secure Boot
- Vendor Keys

#### **Secure Boot**

Use this item to enable secure boot. The options are **Disabled** and Enabled.

#### **Secure Boot Mode**

Use this item to select the secure boot mode. The options are Standard and Custom.

### **CSM Support**

Select Enabled to support the EFI Compatibility Support Module (CSM), which provides compatibility support for traditional legacy BIOS for system boot. The options are Disabled and **Enabled**.

## ► Key Management

This submenu allows the user to configure the following Key Management settings.

### **Provision Factory Defaults**

Select Enabled to install the default Secure-Boot keys set by the manufacturer. The options are **Disabled** and Enabled.

## ► Enroll all Factory Default Keys

Select Yes to install all default secure keys set by the manufacturer. The options are **Yes** and No.

## ► Enroll Efi Image

This feature allows the image to run in Secure Boot Mode. Enroll SHA256 Hash Certicate of the image into the Authorized Signature Database.

#### ► Save all Secure Boot variables

This feature allows the user to decide if all secure boot variables should be saved.

## Secure Boot variable: Size/ Key#/ Key Source

## ► Platform Key (PK)

This feature allows the user to configure the settings of the platform keys.

#### **Set New**

Use this feature to load the new platform keys (PK) from the manufacturer's defaults.

## ► Key Exchange Keys (KEK)

Select Set New to load the KEK from the manufacturer's defaults. Select Append to add the KEK from the manufacturer's defaults list to the existing KEK. The default setting is **Set New**.

## ► Authorized Signatures

Authorized Signature Database (DB) contains authorized signing certificates and digital signatures. Select Set New to load the DB from the manufacturer's defaults. Select Append to add the database from the manufacturer's defaults to the existing DB. The default setting is **Set New**.

## ► Forbidden Signatures

Forbidden Signature Database (DBX) contains forbidden certificates and digital signatures. Select Set New to load the DBX from the manufacturer's defaults. Select Append to add the DBX from the manufacturer's defaults to the existing DBX. The default setting is **Set New** 


### ► Authorized TimeStamps

Select Set New to load the Authorized Timestamp Database (DBT) from the manufacturer's defaults. Select Append to add the DBT from the manufacturer's defaults list to the existing DBT. The default setting is **Set New**.

## **▶**OsRecovery Signatures

Select Set New to load the OsRecovery Signatures Database (DBR) from the manufacturer's defaults. Select Append to add the DBR from the manufacturer's defaults list to the existing DBR. The default setting is **Set New**.

## 4.7 Boot



Use this feature to configure Boot Settings:

#### **Boot mode select**

Use this item to select the type of device that the system is going to boot from. The options are LEGACY, UEFI, and **DUAL**. The default setting is **DUAL**.

## **LEGACY** to EFI support

Use this item to enable the EFI boot support. The options are **Disabled** and Enabled.

#### **FIXED BOOT ORDER Priorities**

This option prioritizes the order of bootable devices that the system to boot from. Press <Enter> on each entry from top to bottom to select devices.

\*If the item above, "Boot mode select", is set to Legacy/UEFI/Dual, the following items will be displayed:

- Legacy/UEFI/Dual Boot Order #1
- Legacy/UEFI/Dual Boot Order #2
- Legacy/UEFI/Dual Boot Order #3
- Legacy/UEFI/Dual Boot Order #4
- Legacy/UEFI/Dual Boot Order #5

- Legacy/UEFI/Dual Boot Order #6
- Legacy/UEFI/Dual Boot Order #7
- Legacy/UEFI/Dual Boot Order #8
- UEFI/Dual Boot Order #9
- Dual Boot Order #10
- Dual Boot Order #11
- Dual Boot Order #12
- Dual Boot Order #13
- Dual Boot Order #14
- Dual Boot Order #15
- Dual Boot Order #16
- Dual Boot Order #17

## ► Add New Boot Option

This feature allows the user to add a new boot option to the boot priority features for your system.

### **Add Boot Option**

Use this item to specify the name for the new boot option.

## **Path for Boot Option**

Use this item to enter the path for the new boot option in the format fsx:\path\filename.efi.

### **Boot Option File Path**

Use this item to specify the file path for the new boot option.

#### Create

Use this item to set the name and the file path of the new boot option.

## **▶** Delete Boot Option

Use this feature to remove a pre-defined boot device from which the system will boot during startup. The options are **Select one to Delete** and UEFI: Built-in EFI Shell.

## **▶**UEFI Application Boot Priorities

This feature allows the user to specify which UEFI devices are boot devices.

## **Boot Option #1**

The options are **UEFI: Built-in EFI Shell** and Disabled.

## ► Hard Disk Drive BBS Priorities

This feature allows the user to specify the boot device priority from the available hard disk drives.

## **Boot Option #1**

The options are (the available hard disk drive) and Disabled.

## **▶**Network Drive BBS Priorities


This feature allows the user to specify which available network drives are boot devices.

## **Boot Option #1**

The options are IBA XE Slot 0100 v2398 and Disabled.

## 4.8 Save & Exit

Select the Save & Exit tab from the BIOS setup screen to configure the settings below.



### **Save Options**

#### **Discard Changes and Exit**

Select this option to quit the BIOS Setup without making any permanent changes to the system configuration, and reboot the computer. Select Discard Changes and Exit from the Exit menu and press <Enter>.

#### Save Changes and Reset

After completing the system configuration changes, select this option to save the changes you have made. This will reset (reboot) the system.

#### Save Changes

When you have completed the system configuration changes, select this option to save all changes made. This will not reset (reboot) the system.

### **Discard Changes**

Select this option and press <Enter> to discard all the changes and return to the AMI BIOS utility Program.

Listed on this section are other boot options for the system (i.e., Built-in EFI shell). Select an option and press <Enter>. Your system will boot to the selected boot option.

## **Default Options**

## **Restore Optimized Defaults**

To set this feature, select Restore Optimized Defaults from the Save & Exit menu and press <Enter>. These are factory settings designed for maximum system stability, but not for maximum performance.

### Save As User Defaults

To set this feature, select Save as User Defaults from the Exit menu and press <Enter>. This enables the user to save any changes to the BIOS setup for future use.

#### **Restore User Defaults**

To set this feature, select Restore User Defaults from the Exit menu and press <Enter>. Use this feature to retrieve user-defined settings that were saved previously.

#### **Boot Override**

Listed on this section are other boot options for the system (i.e., Built-in EFI shell). Select an option and press <Enter>. Your system will boot to the selected boot option.

# Appendix A

## **BIOS Codes**

## A.1 BIOS Error POST (Beep) Codes

During the POST (Power-On Self-Test) routines, which are performed each time the system is powered on, errors may occur.

**Non-fatal errors** are those which, in most cases, allow the system to continue the bootup process. The error messages normally appear on the screen.

**Fatal errors** are those which will not allow the system to continue the bootup procedure. If a fatal error occurs, you should consult with your system manufacturer for possible repairs.

These fatal errors are usually communicated through a series of audible beeps. The numbers on the fatal error list (on the following page) correspond to the number of beeps for the corresponding error. All errors listed, with the exception of Beep Code 8, are fatal errors.

BIOS Beep (POST) Codes		
Beep Code	Error Message	Description
1 beep	Refresh	Circuits have been reset (Ready to power up)
5 short, 1 long	Memory error	No memory detected in system
5 long, 2 short	Display memory read/write error	Video adapter missing or with faulty memory
1 long continuous	System OH	System overheat condition

## A.2 Additional BIOS POST Codes

The AMI BIOS supplies additional checkpoint codes, which are documented online at http://www.supermicro.com/support/manuals/ ("AMI BIOS POST Codes User's Guide").

When BIOS performs the Power On Self Test, it writes checkpoint codes to I/O port 0080h. If the computer cannot complete the boot process, a diagnostic card can be attached to the computer to read I/O port 0080h (Supermicro p/n AOC-LPC80-20).

For information on AMI updates, please refer to http://www.ami.com/products/.

# **Appendix B**

## **Software Installation**

## **B.1 Installing Software Programs**

The Supermicro FTP site contains drivers and utilities for your system at ftp://ftp.supermicro.com. Some of these must be installed, such as the chipset driver.

After accessing the FTP site, go into the CDR\_Images directory and locate the ISO file for your motherboard. Download this file to create a CD/DVD of the drivers and utilities it contains. (You may also use a utility to extract the ISO file if preferred.)

After creating a CD/DVD with the ISO files, insert the disk into the CD/DVD drive on your system and the display shown in Figure B-1 should appear.

Another option is to go to the Supermicro website at http://www.supermicro.com/products/. Find the product page for your motherboard here, where you may download individual drivers and utilities to your hard drive or a USB flash drive and install from there.

**Note:** To install the Windows OS, please refer to the instructions posted on our website at http://www.supermicro.com/support/manuals/.




Figure B-1. Driver/Tool Installation Display Screen

Click the icons showing a hand writing on the paper to view the readme files for each item. Click a computer icon to the right of an item to install an item (from top to the bottom) one at a time. After installing each item, you must reboot the system before proceeding with the next item on the list. The bottom icon with a CD on it allows you to view the entire contents of the CD.

When making a storage driver diskette by booting into a driver CD, please set the SATA Configuration to "Compatible Mode" and configure SATA as IDE in the BIOS Setup. After making the driver diskette, be sure to change the SATA settings back to your original settings.

## B.2 SuperDoctor® 5


The Supermicro SuperDoctor 5 is a hardware monitoring program that functions in a command-line or web-based interface in Windows and Linux operating systems. The program monitors system health information such as CPU temperature, system voltages, system power consumption, fan speed, and provides alerts via email or Simple Network Management Protocol (SNMP).

SuperDoctor 5 comes in local and remote management versions and can be used with Nagios to maximize your system monitoring needs. With SuperDoctor 5 Management Server (SSM Server), you can remotely control power on/off and reset chassis intrusion for multiple systems with SuperDoctor 5 or IPMI. SD5 Management Server monitors HTTP, FTP, and SMTP services to optimize the efficiency of your operation.



 $\textbf{Note:} \ \ \textbf{The default Username and Password for SuperDoctor 5 is admin / admin.}$ 

Figure B-2. SuperDoctor 5 Interface Display Screen (Health Information)



 $\mathbb{Q}$ 

**Note:** The SuperDoctor 5 program and user's manual can be downloaded from the Supermicro website at http://www.supermicro.com/products/nfo/sms\_sd5.cfm.

# **Appendix C**

# **Standardized Warning Statements**

The following statements are industry standard warnings, provided to warn the user of situations which have the potential for bodily injury. Should you have questions or experience difficulty, contact Supermicro's Technical Support department for assistance. Only certified technicians should attempt to install or configure components.

Read this section in its entirety before installing or configuring components.

These warnings may also be found on our website at http://www.supermicro.com/about/policies/safety information.cfm.

## **Battery Handling**



**Warning!** There is the danger of explosion if the battery is replaced incorrectly. Replace the battery only with the same or equivalent type recommended by the manufacturer. Dispose of used batteries according to the manufacturer's instructions

### 電池の取り扱い

電池交換が正しく行われなかった場合、破裂の危険性があります。交換する電池はメーカーが推奨する型、または同等のものを使用下さい。使用済電池は製造元の指示に従って処分して下さい。

#### 警告

电池更换不当会有爆炸危险。请只使用同类电池或制造商推荐的功能相当的电池更换原有电池。请按制造商的说明处理废旧电池。

#### 警告

電池更換不當會有爆炸危險。請使用製造商建議之相同或功能相當的電池更換原有電池。請按照製造商的說明指示處理廢棄舊電池。

### Warnung

Bei Einsetzen einer falschen Batterie besteht Explosionsgefahr. Ersetzen Sie die Batterie nur durch den gleichen oder vom Hersteller empfohlenen Batterietyp. Entsorgen Sie die benutzten Batterien nach den Anweisungen des Herstellers.

#### Attention

Danger d'explosion si la pile n'est pas remplacée correctement. Ne la remplacer que par une pile de type semblable ou équivalent, recommandée par le fabricant. Jeter les piles usagées conformément aux instructions du fabricant.

## ¡Advertencia!

Existe peligro de explosión si la batería se reemplaza de manera incorrecta. Reemplazar la batería exclusivamente con el mismo tipo o el equivalente recomendado por el fabricante. Desechar las baterías gastadas según las instrucciones del fabricante.

#### אזהרה!

קיימת סכנת פיצוץ של הסוללה במידה והוחלפה בדרך לא תקינה. יש להחליף את הסוללה בסוג התואם מחברת יצרן מומלצת.

סילוק הסוללות המשומשות יש לבצע לפי הוראות היצרן.

هناك خطر من انفجار في حالة استبدال البطارية بطريقة غير صحيحة فعليك استبدال البطارية فعليك استبدال البطارية فعليك فقط بنفس النوع أو ما يعادلها كما أوصت به الشركة المصنعة تخلص من البطاريات المستعملة و فقا لتعليمات الشركة الصانعة

### 경고!

배터리가 올바르게 교체되지 않으면 폭발의 위험이 있습니다. 기존 배터리와 동일하거나 제조사에서 권장하는 동등한 종류의 배터리로만 교체해야 합니다. 제조사의 안내에 따라 사용된 배터리를 처리하여 주십시오.

### Waarschuwing

Er is ontploffingsgevaar indien de batterij verkeerd vervangen wordt. Vervang de batterij slechts met hetzelfde of een equivalent type die door de fabrikant aanbevolen wordt. Gebruikte batterijen dienen overeenkomstig fabrieksvoorschriften afgevoerd te worden.

## **Product Disposal**



**Warning!** Ultimate disposal of this product should be handled according to all national laws and regulations.

### 製品の廃棄

この製品を廃棄処分する場合、国の関係する全ての法律・条例に従い処理する必要があります。

## 警告

本产品的废弃处理应根据所有国家的法律和规章进行。

### 警告

本產品的廢棄處理應根據所有國家的法律和規章進行。

## Warnung

Die Entsorgung dieses Produkts sollte gemäß allen Bestimmungen und Gesetzen des Landes erfolgen.

## ¡Advertencia!

Al deshacerse por completo de este producto debe seguir todas las leyes y reglamentos nacionales.

#### Attention

La mise au rebut ou le recyclage de ce produit sont généralement soumis à des lois et/ou directives de respect de l'environnement. Renseignez-vous auprès de l'organisme compétent.

## סילוק המוצר

אזהרה!

סילוק סופי של מוצר זה חייב להיות בהתאם להנחיות וחוקי המדינה.

경고!

이 제품은 해당 국가의 관련 법규 및 규정에 따라 폐기되어야 합니다.

### Waarschuwing

De uiteindelijke verwijdering van dit product dient te geschieden in overeenstemming met alle nationale wetten en reglementen.

# **Appendix D**

# **UEFI BIOS Recovery**

**Warning:** Do not upgrade the BIOS unless your system has a BIOS-related issue. Flashing the wrong BIOS can cause irreparable damage to the system. In no event shall Supermicro be liable for direct, indirect, special, incidental, or consequential damages arising from a BIOS update. If you need to update the BIOS, do not shut down or reset the system while the BIOS is updating to avoid possible boot failure.

## **D.1 Overview**

The Unified Extensible Firmware Interface (UEFI) provides a software-based interface between the operating system and the platform firmware in the pre-boot environment. The UEFI specification supports an architecture-independent mechanism that will allow the UEFI OS loader stored in an add-on card to boot the system. The UEFI offers clean, hands-off management to a computer during system boot.

## D.2 Recovering the UEFI BIOS Image

A UEFI BIOS flash chip consists of a recovery BIOS block and a main BIOS block (a main BIOS image). The recovery block contains critical BIOS codes, including memory detection and recovery codes for the user to flash a healthy BIOS image if the original main BIOS image is corrupted. When the system power is turned on, the recovery block codes execute first. Once this process is complete, the main BIOS code will continue with system initialization and the remaining POST (Power-On Self-Test) routines.



**Note 1:** Follow the BIOS recovery instructions below for BIOS recovery when the main BIOS block crashes.

**Note 2:** When the BIOS recovery block crashes, you will need to follow the procedures to make a Returned Merchandise Authorization (RMA) request. (For a RMA request, please see section 3.5 for more information). Also, you may use the Supermicro Update Manager (SUM) Out-of-Band (OOB) (https://www.supermicro.com.tw/products/nfo/SMS\_SUM.cfm) to reflash the BIOS.


## D.3 Recovering the Main BIOS Block with a USB Device

This feature allows the user to recover the main BIOS image using a USB-attached device without additional utilities used. A USB flash device such as a USB Flash Drive, or a USB CD/DVD ROM/RW device can be used for this purpose. However, a USB Hard Disk drive cannot be used for BIOS recovery at this time.

The file system supported by the recovery block is FAT (including FAT12, FAT16, and FAT32) which is installed on a bootable or non-bootable USB-attached device. However, the BIOS might need several minutes to locate the SUPER.ROM file if the media size becomes too large due to the huge volumes of folders and files stored in the device.

To perform UEFI BIOS recovery using a USB-attached device, follow the instructions below.

1. Using a different machine, copy the "Super.ROM" binary image file into the Root "\" directory of a USB device or a writable CD/DVD.



Before recovering the main BIOS image, confirm that the "Super.ROM" binary image file you download is the same version or a close version meant for your motherboard.

2. Insert the USB device that contains the new BIOS image ("Super.ROM") into your USB drive and reset the system when the following screen appears.

```
BMC IP:18.132.168.92
PEI--Could Not Find Recovery Image...
```

3. After locating the healthy BIOS binary image, the system will enter the BIOS Recovery menu as shown below.




**Note**: At this point, you may decide if you want to start the BIOS recovery. If you decide to proceed with BIOS recovery, follow the procedures below.


4. When the screen as shown above displays, use the arrow keys to select the item "Proceed with flash update" and press the <Enter> key. You will see the BIOS recovery progress as shown in the screen below.




Note: Do not interrupt the BIOS flashing process until it has completed.



5. After the BIOS recovery process is complete, press any key to reboot the system.



- 6. Using a different system, extract the BIOS package into a USB flash drive.
- 7. Press <Del> continuously during system boot to enter the BIOS Setup utility. From the top of the tool bar, select Boot to enter the submenu. From the submenu list, select Boot Option #1 as shown below. Then, set Boot Option #1 to [UEFI AP:UEFI: Built-in EFI Shell]. Press <F4> to save the settings and exit the BIOS Setup utility.



8. When the UEFI Shell prompt appears, type fs# to change the device directory path. Go to the directory that contains the BIOS package you extracted earlier from Step 6. Enter flash.nsh BIOSname.### at the prompt to start the BIOS update process.

```
UEFI Interactive Shell v2.1
EDK II

UEFI v2.50 (Gmerican Megatrends, 0x0005000C)

Mapping (table Sci) Memorican (Megatrends, 0x0005000C)

Mapping (table Sci) Memorican (Memorican Memorican Memoric
```

M

Note: Do not interrupt this process until the BIOS flashing is complete.

```
Core.

[ Geess Dios Port Ex ]
Glado
Index 0x51: 0x18

Core.

* Program BIOS and ME (including FDT) regions...

* Program BIOS and ME (including FDT) regions...

Copyright (5/2017 American Megatrends Inc. nil Rights Reserved.

CPUID = 50652

Reading flash ... done

- ME Data Size checking . ok

- FRS checksums ... ok

- Check Romisgout ... Oko

- Check Romisgout ... Oko

- Check Romisgout ... oko

- Undex Romisgout ... oko

- Undex Romisgout ... oko

- Undex Romisgout ... oko

- Check Monta goot Block ... done

- Undex Ing Boot Block ... done

- Gersing Moin Block ... done
```

9. The screen above indicates that the BIOS update process is complete. When you see the screen above, unplug the AC power cable from the power supply, clear CMOS, and plug the AC power cable in the power supply again to power on the system.

```
Werlfulm NOB Block ...... done

- Update success for IE. -

- Successful Update Recovery Loader to OPRK!!

- Successful Update Recovery Loader to OPRK!!

- Successful Update IPSB!!

- Successful Update IPSB!!

- Successful Update IPSB!!

- Successful Update IPSB. IVBI and IVB2!!

- Successful Update IPSB. IVBI and IVB2!!

- HE Entire Image update success !!

MMNINE System must pose-off to have the changes take effect!

MMNINE System must pose-off to have the changes take effect!

MMNINE System must pose-off to have the changes take effect!

MMNINE System must pose-off to have the changes take effect!

MMNINE System must pose-off to have the changes take effect!

MMNINE System must pose-off to have the changes take effect!

MMNINE System must pose-off to have the changes take effect!

MMNINE System must pose-off to have the changes take effect!

MMNINE System must pose-off to have the changes take effect!

MMNINE System must pose-off to have the changes take effect!

MMNINE System must pose-off to have the changes take effect!

MMNINE System must pose-off to have the changes take effect!

MMNINE System must pose-off to have the changes take effect!

MMNINE System must pose-off to have the changes take effect!

MMNINE System must pose-off to have the changes take effect!

MMNINE System must pose-off to have the changes take effect!

MMNINE System must pose-off to have the changes take effect!

MMNINE System must pose-off to have the changes take effect!

MMNINE System must pose-off to the changes take effect!

MMNINE System must pose-off to the changes take effect!

MMNINE System must pose-off to the changes take effect!

MMNINE System must pose-off to the changes take effect!

MMNINE System must pose-off to the changes take effect!

MMNINE System must pose-off take the changes take effect!

MMNINE System must pose-off take the changes take effect!

MMNINE System must pose-off take the changes take effect!

MMNINE System must pose-off take the changes take effect!

MMNINE System must pose-off take take the change
```

- 10. Press <Del> continuously to enter the BIOS Setup utility.
- 11. Press <F3> to load the default settings.
- 12. After loading the default settings, press <F4> to save the settings and exit the BIOS Setup utility.